summaryrefslogtreecommitdiff
path: root/src/cpu/o3/lsq_unit.hh
AgeCommit message (Expand)Author
2012-02-07Faults: Turn off arch/faults.hhGabe Black
2012-01-31Merge with head, hopefully the last time for this batch.Gabe Black
2012-01-31clang: Enable compiling gem5 using clang 2.9 and 3.0Koan-Sin Tan
2012-01-29Yet another merge with the main repository.Gabe Black
2012-01-28O3 CPU LSQ: Implement TSONilay Vaish
2011-11-18SE/FS: Get rid of includes of config/full_system.hh.Gabe Black
2011-09-27Faults: Replace calls to genMachineCheckFault with M5PanicFault.Gabe Black
2011-09-13LSQ: Only trigger a memory violation with a load/load if the value changes.Ali Saidi
2011-08-16O3: Make lsq_unit.hh include arch/isa_traits.hh directly, not transitively.Gabe Black
2011-07-31O3: Implement memory mapped IPRs for O3.Gabe Black
2011-05-23O3: Fix offset calculation into storeQueue buffer for store->load forwardingGeoffrey Blake
2011-05-23O3: Fix issue w/wbOutstading being decremented multiple times on blocked cache.Geoffrey Blake
2011-04-15trace: reimplement the DTRACE function so it doesn't use a vectorNathan Binkert
2011-04-15includes: fix up code after sortingNathan Binkert
2011-04-15includes: sort all includesNathan Binkert
2011-04-04O3: Tighten memory order violation checking to 16 bytes.Ali Saidi
2011-01-07Replace curTick global variable with accessor functions.Steve Reinhardt
2010-12-07O3: Allow a store entry to store up to 16 bytes (instead of TheISA::IntReg).Ali Saidi
2010-10-31ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.Gabe Black
2010-08-23O3: Handle loads when the destination is the PC.Min Kyu Jeong
2010-08-13CPU: Add readBytes and writeBytes functions to the exec contexts.Gabe Black
2010-07-22LSQ Unit: After deleting part of a split request, set it to NULL so that itTimothy M. Jones
2010-07-22O3CPU: Fix a bug where stores in the cpu where never marked as split.Timothy M. Jones
2010-02-12O3PCU: Split loads and stores that cross cache line boundaries.Timothy M. Jones
2009-09-23arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hhNathan Binkert
2009-05-26types: add a type for thread IDs and try to use it everywhereNathan Binkert
2009-04-19Mem: Change isLlsc to isLLSC.Gabe Black
2009-04-19Memory: Rename LOCKED for load locked store conditional to LLSC.Gabe Black
2009-03-05stats: Fix all stats usages to deal with template fixesNathan Binkert
2008-10-09eventq: convert all usage of events to use the new API.Nathan Binkert
2008-08-11params: Convert the CPU objects to use the auto generated param structs.Nathan Binkert
2008-03-24Don't FastAlloc MSHRs since we don't allocate them on the fly.Steve Reinhardt
2008-02-06Make the Event::description() a const functionStephen Hines
2007-06-30Make CPU models use new LoadLockedReq/StoreCondReq commands.Steve Reinhardt
2007-06-30Get rid of Packet result field. Error responses areSteve Reinhardt
2007-04-21fixes for solaris compileAli Saidi
2007-04-04Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-04-04Pass ISA-specific O3 CPU as a constructor parameter instead of using setCPU f...Kevin Lim
2007-04-03Made the "data" field of store queue entries into a character array. It's siz...Gabe Black
2007-03-23Merge ktlim@zizzer:/bk/newmemKevin Lim
2007-03-23Two fixes:Kevin Lim
2007-02-07Make memory commands dense again to avoid cache stat table explosion.Steve Reinhardt
2007-01-03Merge zizzer:/bk/newmemGabe Black
2006-12-26Remove some #if FULL_SYSTEMs so MP stuff works even in SE mode.Kevin Lim
2006-12-16Switch the endianness of data that's forwarded. This is the same sort of prob...Gabe Black
2006-10-23Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-10-23Add in support for LL/SC in the O3 CPU. Needs to be fully tested.Kevin Lim
2006-10-20Use PacketPtr everywhereNathan Binkert
2006-10-19refactor code for the packet, get rid of packet_impl.hhNathan Binkert
2006-10-09Merge ktlim@zizzer:/bk/newmemKevin Lim