index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
o3
/
probe
/
elastic_trace.cc
Age
Commit message (
Expand
)
Author
2019-10-25
cpu: Access inst events through ThreadContext instead of the CPU.
Gabe Black
2019-10-25
cpu: Make accesses to comInstEventQueue indirect through methods.
Gabe Black
2019-01-24
cpu-o3: O3 LSQ Generalisation
Rekai Gonzalez-Alberquilla
2018-11-16
cpu: Fix the usage of const DynInstPtr
Rekai Gonzalez-Alberquilla
2017-11-14
cpu, probe: Fix elastic trace register dependency
Radhika Jagtap
2017-07-05
cpu: Simplify the rename interface and use RegId
Rekai Gonzalez-Alberquilla
2017-07-05
cpu: Physical register structural + flat indexing
Nathanael Premillieu
2017-07-05
arch, cpu: Architectural Register structural indexing
Nathanael Premillieu
2017-06-20
cpu, gpu-compute: Replace EventWrapper use with EventFunctionWrapper
Sean Wilson
2016-06-06
stats: Fixing regStats function for some SimObjects
David Guillen Fandos
2015-12-07
cpu: Support virtual addr in elastic traces
Radhika Jagtap
2015-12-07
cpu: Create record type enum for elastic traces
Radhika Jagtap
2015-12-07
proto, probe: Add elastic trace probe to o3 cpu
Radhika Jagtap