index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
o3
/
rename_map.hh
Age
Commit message (
Expand
)
Author
2019-01-30
arch,cpu: Add vector predicate registers
Giacomo Gabrielli
2019-01-25
cpu, arch, arch-arm: Wire unused VecElem code in the O3 model
Giacomo Travaglini
2017-07-05
cpu: Added interface for vector reg file
Rekai Gonzalez-Alberquilla
2017-07-05
cpu: Simplify the rename interface and use RegId
Rekai Gonzalez-Alberquilla
2017-07-05
cpu: Physical register structural + flat indexing
Nathanael Premillieu
2017-07-05
arch, cpu: Architectural Register structural indexing
Nathanael Premillieu
2015-07-28
revert 5af8f40d8f2c
Nilay Vaish
2015-07-26
cpu: implements vector registers
Nilay Vaish
2015-03-02
cpu: o3 register renaming request handling improved
Rekai
2014-11-14
arm: Fixes based on UBSan and static analysis
Andreas Hansson
2013-10-15
cpu: add a condition-code register class
Yasuko Eckert
2013-10-15
cpu/o3: clean up rename map and free list
Steve Reinhardt
2009-09-23
arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hh
Nathan Binkert
2006-08-15
Cleaned up include files and got rid of many using directives in header files.
Gabe Black
2006-06-04
Merge ktlim@zamp:/z/ktlim2/clean/m5-o3
Kevin Lim
2006-06-02
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-05-31
Updated Authors from bk prs info
Ali Saidi
2006-05-30
Merge ktlim@zizzer:/bk/m5
Kevin Lim
2006-05-22
New directory structure:
Steve Reinhardt