summaryrefslogtreecommitdiff
path: root/src/cpu/o3
AgeCommit message (Expand)Author
2006-11-03Got rid of "inPalMode". Some places are still effectively checking if they ar...Gabe Black
2006-11-03Add a new file which describes an ISA's interrupt handling mechanism. It reco...Gabe Black
2006-11-02Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-11-02Use ISA specific makeExtMI.Kevin Lim
2006-11-01Merge zizzer.eecs.umich.edu:/bk/newmem/Gabe Black
2006-11-01Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register ...Gabe Black
2006-10-31Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...Kevin Lim
2006-10-31Missed a few instances of this function.Gabe Black
2006-10-31Move IntrFlag into the MiscRegFile and get rid of specialized accessor functi...Gabe Black
2006-10-20Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-10-20Use PacketPtr everywhereNathan Binkert
2006-10-19refactor code for the packet, get rid of packet_impl.hhNathan Binkert
2006-10-19Small changes:Ron Dreslinski
2006-10-19Merge zizzer:/bk/newmemRon Dreslinski
2006-10-18only do this assert after you know you're not switched out or idle.Lisa Hsu
2006-10-17Fixes for uni-coherence in timing mode for FS.Ron Dreslinski
2006-10-16Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-10-13Fix assertion. I haven't tested it fully (I can't reproduce Lisa's error) bu...Kevin Lim
2006-10-12Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-10-09Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-10-09Comment out code that messed up SMT (but will be needed eventually).Kevin Lim
2006-10-09Be sure to delete packet and sender state if the cache is blocked.Kevin Lim
2006-10-09Fix caches plus sampling switch over.Kevin Lim
2006-10-09Fix outstanding bug (FS#158).Kevin Lim
2006-10-09Have cpus send snoop rangesRon Dreslinski
2006-10-08Fixes for functional path.Ron Dreslinski
2006-10-08Replace tests of LOCKED/UNCACHEABLE flags with isLocked()/isUncacheable().Steve Reinhardt
2006-10-08Updates to O3 CPU. It should now work in FS mode, although sampling still ha...Kevin Lim
2006-10-02Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-10-02Updates to fix merge issues and bring almost everything up to working speed. ...Kevin Lim
2006-09-30Merge ktlim@zamp:./local/clean/o3-merge/m5Kevin Lim
2006-09-30Changed makeExtMI to take a ThreadContext instead of a pc.Gabe Black
2006-09-15Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-09-03Fix up the parameters to getInstRecordGabe Black
2006-08-31add ISA_HAS_DELAY_SLOT directive instead of "#if THE_ISA == ALPHA_ISA" throug...Korey Sewell
2006-08-16Fixes for Kevins O3 model to work with the blocking caches.Ron Dreslinski
2006-08-15Some touchup to the reorganized includes and "using" directives.Gabe Black
2006-08-15Cleaned up include files and got rid of many using directives in header files.Gabe Black
2006-08-11Started to add support for O3 for sparc.Gabe Black
2006-08-11Pushed most of constants.hh back into isa_traits.hh and regfile.hh and create...Gabe Black
2006-07-26MIPS ISA runs 'hello world' in O3CPU ...Korey Sewell
2006-07-23This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...Korey Sewell
2006-07-19O3CPU fixes.Kevin Lim
2006-07-19Some minor compiling fixes.Kevin Lim
2006-07-14Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-07-14forgot tidKorey Sewell
2006-07-14For now, halt context is the same as deallocating.Korey Sewell
2006-07-13Move Dcache port creation from LSQUnit to LSQ in order to support Ron's recen...Kevin Lim
2006-07-13Fix for bug when squashing and the fetching. Now fetch checks if the cache d...Kevin Lim
2006-07-13Update for changes to draining.Kevin Lim
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-13 15:07:23 +0000