index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
pred
/
ltage.cc
Age
Commit message (
Expand
)
Author
2019-02-13
cpu: Added 8KB and 64KB TAGE-SC-L branch predictor
Javier Bueno
2019-02-05
cpu: Made the Loop Predictor a SimObject
Javier Bueno
2019-02-05
cpu: Made TAGE a SimObject that can be used by other predictors
Jairo Balart
2018-12-11
cpu: Fixed typos in parameter/stats descriptions
Pau Cabre
2018-12-11
cpu: Added parameters to enable/disable features in LTAGE
Pau Cabre
2018-11-28
cpu: Added new stats to TAGE and LTAGE branch predictors
Pau Cabre
2018-11-28
cpu: split LTAGE implementation into a base TAGE and a derived LTAGE
Pau Cabre
2018-11-22
cpu: Made LTAGE parameters configurable
Pau Cabre
2018-11-22
cpu: Fixed useful counter handling in LTAGE
Pau Cabre
2018-11-22
cpu: Fixes on the loop predictor part of LTAGE
Pau Cabre
2018-11-17
cpu: Fix LTAGE max number of allocations on update
Pau Cabre
2018-11-14
cpu: Fixed ratio of pred to hyst bits for LTAGE Bimodal
Pau Cabre
2018-11-13
cpu: Fixed PC shifting on LTAGE branch predictor
Pau Cabre
2017-12-04
misc: Rename misc.(hh|cc) to logging.(hh|cc)
Gabe Black
2016-12-21
cpu: implement an L-TAGE branch predictor
Arthur Perais