summaryrefslogtreecommitdiff
path: root/src/cpu/pred
AgeCommit message (Expand)Author
2019-05-18arch, base, cpu, dev, mem, sim: Remove #if 0-ed out code.Gabe Black
2019-05-14base: Move SatCounter to base directoryDaniel
2019-05-14cpu: Revamp saturating countersDaniel
2019-05-13cpu: Make the indirect predictor into a SimObjectJairo Balart
2019-04-03misc: Removed inconsistency in O3* debug msgsAndrea Mondelli
2019-03-27cpu: Fixed the indirect branch predictor GHR handlingPau Cabre
2019-02-26cpu: Fix indirect branch history updatesSrikant Bharadwaj
2019-02-13cpu: Added 8KB and 64KB TAGE-SC-L branch predictorJavier Bueno
2019-02-08cpu: Proposal for changing the indirect branch predictor interfaceJairo Balart
2019-02-05cpu: Made the Loop Predictor a SimObjectJavier Bueno
2019-02-05cpu: Made TAGE a SimObject that can be used by other predictorsJairo Balart
2018-12-11cpu: Fixed typos in parameter/stats descriptionsPau Cabre
2018-12-11cpu: Added parameters to enable/disable features in LTAGEPau Cabre
2018-11-28cpu: Added new stats to TAGE and LTAGE branch predictorsPau Cabre
2018-11-28cpu: split LTAGE implementation into a base TAGE and a derived LTAGEPau Cabre
2018-11-22cpu: Made LTAGE parameters configurablePau Cabre
2018-11-22cpu: Fixed useful counter handling in LTAGEPau Cabre
2018-11-22cpu: Fixes on the loop predictor part of LTAGEPau Cabre
2018-11-17cpu: Fix LTAGE max number of allocations on updatePau Cabre
2018-11-17configs: Added an option for choosing branch predictor typePau Cabre
2018-11-14cpu: Fixed ratio of pred to hyst bits for LTAGE BimodalPau Cabre
2018-11-13cpu: Fixed PC shifting on LTAGE branch predictorPau Cabre
2017-12-04misc: Rename misc.(hh|cc) to logging.(hh|cc)Gabe Black
2017-09-06cpu: Fix bi-mode branch predictor thresholdsRico Amslinger
2016-11-09style: [patch 1/22] use /r/3648/ to reorganize includesBrandon Potter
2016-12-21cpu: implement an L-TAGE branch predictorArthur Perais
2016-12-21cpu: disallow speculative update of branch predictor tables (o3)Arthur Perais
2016-12-21cpu: correct comments in tournament branch predictorArthur Perais
2016-11-30cpu: Remove branch predictor function predictInOrderJason Lowe-Power
2016-06-06stats: Fixing regStats function for some SimObjectsDavid Guillen Fandos
2016-04-05cpu: Implement per-thread GHRsMitch Hayenga
2016-04-05cpu: Add an indirect branch target predictorMitch Hayenga
2016-04-05cpu: Fix BTB threading oversightMitch Hayenga
2016-04-06Revert power patch sets with unexpected interactionsAndreas Sandberg
2016-04-05cpu: Implement per-thread GHRsCurtis Dunham
2016-04-05cpu: Add an indirect branch target predictorMitch Hayenga
2016-04-05cpu: Fix BTB threading oversightMitch Hayenga
2016-02-06style: fix missing spaces in control statementsSteve Reinhardt
2016-01-11scons: Enable -Wextra by defaultAndreas Hansson
2015-10-12misc: Add explicit overrides and fix other clang >= 3.5 issuesAndreas Hansson
2015-10-12misc: Remove redundant compiler-specific definesAndreas Hansson
2015-09-15cpu: pred: Local Predictor Reset in Tournament PredictorAndrew Lukefahr
2015-04-13cpu: re-organizes the branch predictor structure.Dibakar Gope
2014-10-16cpu: Add branch predictor PMU probe pointsAndreas Sandberg
2014-09-27arch: Use const StaticInstPtr references where possibleAndreas Hansson
2014-09-03cpu: fix bimodal predictor to use correct global history regDam Sunwoo
2014-09-03cpu: Fix incorrect speculative branch predictor behaviorMitch Hayenga
2014-08-13scons: Build the branch predictor for all CPUsAndreas Sandberg
2014-08-13cpu: Modernise the branch predictor (STL and C++11)Andreas Hansson
2014-07-23cpu: `Minor' in-order CPU modelAndrew Bardsley
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 17:18:27 +0000