summaryrefslogtreecommitdiff
path: root/src/cpu/simple/atomic.cc
AgeCommit message (Expand)Author
2007-03-02make ldtw(a) -- Twin 32 bit load work correctly -- by doing it the same way a...Ali Saidi
2007-02-12some forgotten commitsAli Saidi
2007-02-12Merge zizzer:/bk/newmemAli Saidi
2007-02-12rename store conditional stuff as extra data so it can be used for conditiona...Ali Saidi
2007-02-12Move store conditional result checking from SimpleAtomicCpu writeSteve Reinhardt
2007-02-07Make memory commands dense again to avoid cache stat table explosion.Steve Reinhardt
2007-01-16Modify ISA and staticInst to support a IsFirstMicroOp flagAli Saidi
2006-12-04More changes to get SPARC fs closer. Now at 1.2M cycles before differenceAli Saidi
2006-11-29Merge zizzer:/bk/newmemAli Saidi
2006-11-29Add support for mmapped iprs to atomic cpuAli Saidi
2006-11-29Change the connecting of the physPort and virtPort to the memory object below...Kevin Lim
2006-11-17Make an initialization pass for the thread context and set the [phys,virt]Por...Ron Dreslinski
2006-11-14Make cpu's capable of having a phase shiftRon Dreslinski
2006-11-13Changes needed for a bus from CPU->L1Ron Dreslinski
2006-11-13Make CPU models signal to update the snoop rangesRon Dreslinski
2006-11-12Merge ktlim@zamp:./local/clean/tmp/test-regressKevin Lim
2006-11-11Get rid of the ParamContext for pseudo instructions and moveNathan Binkert
2006-11-09Draining fixes.Kevin Lim
2006-11-06Clean up clock phase drift code a bit.Kevin Lim
2006-11-01Merge zizzer.eecs.umich.edu:/bk/newmem/Gabe Black
2006-10-31Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-10-31Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...Kevin Lim
2006-10-31Put the Alpha tlb stuff into the AlphaISA namespace, and give the classes mor...Gabe Black
2006-10-28One last adjustment to get rid of skew in the simple atomic cpu.Gabe Black
2006-10-27A more complete attempt to fix the clock skew.Gabe Black
2006-10-27Potential fix to clock skew problem.Gabe Black
2006-10-23Merge zizzer:/bk/newmemLisa Hsu
2006-10-23make this parallel to the other cpu types so that resume works correctly.Lisa Hsu
2006-10-23Don't let interupts interupt microcode at undesired points.Gabe Black
2006-10-20Use PacketPtr everywhereNathan Binkert
2006-10-19refactor code for the packet, get rid of packet_impl.hhNathan Binkert
2006-10-17Fixes for uni-coherence in timing mode for FS.Ron Dreslinski
2006-10-11some drain changes in timing (kevin's) and some memory mode assertion changes...Lisa Hsu
2006-10-09Merge zizzer:/z/m5/Bitkeeper/newmemRon Dreslinski
2006-10-08add in serialization of AtomicSimpleCPU _status. This is needed because righ...Lisa Hsu
2006-10-08Fixes for functional path.Ron Dreslinski
2006-10-08Replace tests of LOCKED/UNCACHEABLE flags with isLocked()/isUncacheable().Steve Reinhardt
2006-10-08Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing)Steve Reinhardt
2006-10-08Rename some vars for clarity.Steve Reinhardt
2006-10-06checkpoint recovery was screwed up because a new section was created in the m...Lisa Hsu
2006-10-02Be sure to set progress interval.Kevin Lim
2006-07-19Some minor compiling fixes.Kevin Lim
2006-07-14Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-07-12memory mode information now contained in system objectAli Saidi
2006-07-12Updates for serialization. As long as the tickEvent doesn't need to be seria...Kevin Lim
2006-07-07Update cpus to use the getPort function to use a connector object to connect ...Ron Dreslinski
2006-06-30AtomicSimpleCPU with a cache now runs the hello world! test program.Ron Dreslinski
2006-06-29Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-06-29Various fixes for the CPU models to support the features that have been moved...Kevin Lim
2006-06-26don't depend on the memory system to return the atomic cpu a multiple of cpu ...Ali Saidi
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-26 07:21:37 +0000