summaryrefslogtreecommitdiff
path: root/src/cpu/simple/atomic.hh
AgeCommit message (Expand)Author
2018-09-12cpu: Replace the fastmem with a new CPU modelAndreas Sandberg
2018-06-11misc: Using smart pointers for memory RequestsGiacomo Travaglini
2017-07-12cpu: Refactor some Event subclasses to lambdasSean Wilson
2016-08-15cpu, arch: fix the type used for the request flagsNikos Nikoleris
2016-02-10mem: Deduce if cache should forward snoopsAndreas Hansson
2016-01-17cpu. arch: add initiateMemRead() to ExecContext interfaceSteve Reinhardt
2015-10-12misc: Add explicit overrides and fix other clang >= 3.5 issuesAndreas Hansson
2015-10-12misc: Remove redundant compiler-specific definesAndreas Hansson
2015-09-30cpu: Add per-thread monitorsMitch Hayenga
2015-09-30config,cpu: Add SMT support to Atomic and Timing CPUsMitch Hayenga
2015-07-07sim: Refactor and simplify the drain APIAndreas Sandberg
2015-03-02mem: Split port retry for all different packet classesAndreas Hansson
2014-09-20alpha,arm,mips,power,x86,cpu,sim: Cleanup activate/deactivateMitch Hayenga
2014-09-20cpu: use probes infrastructure to do simpoint profilingDam Sunwoo
2014-01-24cpu: Add CPU support for generatig wake up events when LLSC adresses are snoo...Ali Saidi
2013-05-30cpu: Make hash struct instead of class to please clangAndreas Hansson
2013-04-22cpu: generate SimPoint basic block vector profilesDam Sunwoo
2013-03-26cpu: Remove CpuPort and use MasterPort in the CPU classesAndreas Hansson
2013-02-15cpu: Refactor memory system checksAndreas Sandberg
2013-01-07cpu: Make sure that a drained atomic CPU isn't executing ucodeAndreas Sandberg
2012-11-02sim: Move the draining interface into a separate base classAndreas Sandberg
2012-08-28Clock: Add a Cycles wrapper class and use where applicableAndreas Hansson
2012-04-14MEM: Separate snoops and normal memory requests/responsesAndreas Hansson
2012-04-06MEM: Enable multiple distributed generalized memoriesAndreas Hansson
2012-04-03Atomic: Remove the physmem_port and access memory directlyAndreas Hansson
2012-03-30MEM: Introduce the master/slave port sub-classes in C++William Wang
2012-02-24CPU: Round-two unifying instr/data CPU ports across modelsAndreas Hansson
2012-01-31clang: Enable compiling gem5 using clang 2.9 and 3.0Koan-Sin Tan
2012-01-17CPU: Moving towards a more general port across CPU modelsAndreas Hansson
2012-01-17MEM: Add port proxies instead of non-structural portsAndreas Hansson
2011-07-02ExecContext: Rename the readBytes/writeBytes functions to readMem and writeMem.Gabe Black
2011-07-02ExecContext: Get rid of the now unused read/write templated functions.Gabe Black
2010-08-13CPU: Add readBytes and writeBytes functions to the exec contexts.Gabe Black
2009-04-19CPUs: Make the atomic CPU support locked memory accesses.Gabe Black
2009-02-25CPU: Get rid of translate... functions from various interface classes.Gabe Black
2008-08-11params: Convert the CPU objects to use the auto generated param structs.Nathan Binkert
2008-07-01After a checkpoint (and thus a stats reset), the not_idle_fraction/notIdleFra...Ali Saidi
2008-06-18AtomicSimpleCPU: Separate data stalls from instruction stalls.Nathan Binkert
2008-02-06Make the Event::description() a const functionStephen Hines
2008-01-02Additional comments and helper functions for PrintReq.Steve Reinhardt
2007-10-22CPU: Add functions to the "ExecContext"s that translate a given address.Gabe Black
2007-08-08Added fastmem option.Vincentius Robby
2007-06-30Get rid of Packet result field. Error responses areSteve Reinhardt
2007-05-21Change getDeviceAddressRanges to use bool for snoop arg.Steve Reinhardt
2007-03-09Two fixes:Kevin Lim
2007-02-12rename store conditional stuff as extra data so it can be used for conditiona...Ali Saidi
2006-12-15little fixes i noticed while searching for reason for address range issues (b...Lisa Hsu
2006-11-13Make CPU models signal to update the snoop rangesRon Dreslinski
2006-10-31Ports now have a pointer to the MemObject that owns it (can be NULL).Kevin Lim
2006-10-20Use PacketPtr everywhereNathan Binkert
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-01 09:48:38 +0000