index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
simple
/
atomic.hh
Age
Commit message (
Expand
)
Author
2017-07-12
cpu: Refactor some Event subclasses to lambdas
Sean Wilson
2016-08-15
cpu, arch: fix the type used for the request flags
Nikos Nikoleris
2016-02-10
mem: Deduce if cache should forward snoops
Andreas Hansson
2016-01-17
cpu. arch: add initiateMemRead() to ExecContext interface
Steve Reinhardt
2015-10-12
misc: Add explicit overrides and fix other clang >= 3.5 issues
Andreas Hansson
2015-10-12
misc: Remove redundant compiler-specific defines
Andreas Hansson
2015-09-30
cpu: Add per-thread monitors
Mitch Hayenga
2015-09-30
config,cpu: Add SMT support to Atomic and Timing CPUs
Mitch Hayenga
2015-07-07
sim: Refactor and simplify the drain API
Andreas Sandberg
2015-03-02
mem: Split port retry for all different packet classes
Andreas Hansson
2014-09-20
alpha,arm,mips,power,x86,cpu,sim: Cleanup activate/deactivate
Mitch Hayenga
2014-09-20
cpu: use probes infrastructure to do simpoint profiling
Dam Sunwoo
2014-01-24
cpu: Add CPU support for generatig wake up events when LLSC adresses are snoo...
Ali Saidi
2013-05-30
cpu: Make hash struct instead of class to please clang
Andreas Hansson
2013-04-22
cpu: generate SimPoint basic block vector profiles
Dam Sunwoo
2013-03-26
cpu: Remove CpuPort and use MasterPort in the CPU classes
Andreas Hansson
2013-02-15
cpu: Refactor memory system checks
Andreas Sandberg
2013-01-07
cpu: Make sure that a drained atomic CPU isn't executing ucode
Andreas Sandberg
2012-11-02
sim: Move the draining interface into a separate base class
Andreas Sandberg
2012-08-28
Clock: Add a Cycles wrapper class and use where applicable
Andreas Hansson
2012-04-14
MEM: Separate snoops and normal memory requests/responses
Andreas Hansson
2012-04-06
MEM: Enable multiple distributed generalized memories
Andreas Hansson
2012-04-03
Atomic: Remove the physmem_port and access memory directly
Andreas Hansson
2012-03-30
MEM: Introduce the master/slave port sub-classes in C++
William Wang
2012-02-24
CPU: Round-two unifying instr/data CPU ports across models
Andreas Hansson
2012-01-31
clang: Enable compiling gem5 using clang 2.9 and 3.0
Koan-Sin Tan
2012-01-17
CPU: Moving towards a more general port across CPU models
Andreas Hansson
2012-01-17
MEM: Add port proxies instead of non-structural ports
Andreas Hansson
2011-07-02
ExecContext: Rename the readBytes/writeBytes functions to readMem and writeMem.
Gabe Black
2011-07-02
ExecContext: Get rid of the now unused read/write templated functions.
Gabe Black
2010-08-13
CPU: Add readBytes and writeBytes functions to the exec contexts.
Gabe Black
2009-04-19
CPUs: Make the atomic CPU support locked memory accesses.
Gabe Black
2009-02-25
CPU: Get rid of translate... functions from various interface classes.
Gabe Black
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2008-07-01
After a checkpoint (and thus a stats reset), the not_idle_fraction/notIdleFra...
Ali Saidi
2008-06-18
AtomicSimpleCPU: Separate data stalls from instruction stalls.
Nathan Binkert
2008-02-06
Make the Event::description() a const function
Stephen Hines
2008-01-02
Additional comments and helper functions for PrintReq.
Steve Reinhardt
2007-10-22
CPU: Add functions to the "ExecContext"s that translate a given address.
Gabe Black
2007-08-08
Added fastmem option.
Vincentius Robby
2007-06-30
Get rid of Packet result field. Error responses are
Steve Reinhardt
2007-05-21
Change getDeviceAddressRanges to use bool for snoop arg.
Steve Reinhardt
2007-03-09
Two fixes:
Kevin Lim
2007-02-12
rename store conditional stuff as extra data so it can be used for conditiona...
Ali Saidi
2006-12-15
little fixes i noticed while searching for reason for address range issues (b...
Lisa Hsu
2006-11-13
Make CPU models signal to update the snoop ranges
Ron Dreslinski
2006-10-31
Ports now have a pointer to the MemObject that owns it (can be NULL).
Kevin Lim
2006-10-20
Use PacketPtr everywhere
Nathan Binkert
2006-10-09
Have cpus send snoop ranges
Ron Dreslinski
2006-07-19
Some minor compiling fixes.
Kevin Lim
[next]