summaryrefslogtreecommitdiff
path: root/src/cpu/simple
AgeCommit message (Expand)Author
2007-08-08Added fastmem option.Vincentius Robby
2007-08-07X86: Make a microcode branch microop.Gabe Black
2007-08-04SimpleCPU: Add some DPRINTFsNathan Binkert
2007-07-29Merge Gabe's changes from head.Steve Reinhardt
2007-07-28Turn the instruction tracing code into pluggable sim objects.Gabe Black
2007-07-28AtomicSimpleCPU: fix inadvertent loss of endian conversion on read.Steve Reinhardt
2007-07-26Merge python and x86 changes with cache branchNathan Binkert
2007-07-23Major changes to how SimObjects are created and initialized. Almost allNathan Binkert
2007-07-02Couple more minor bug fixes for FS timing mode.Steve Reinhardt
2007-07-02Fix a couple LL/SC bugs that only affected timing mode.Steve Reinhardt
2007-06-30Make CPU models use new LoadLockedReq/StoreCondReq commands.Steve Reinhardt
2007-06-30Event descriptions should not end in "event"Steve Reinhardt
2007-06-30Get rid of Packet result field. Error responses areSteve Reinhardt
2007-06-22mips import pt. 1Korey Sewell
2007-06-19Make branches work by repopulating the predecoder every time through. This is...Gabe Black
2007-06-18fix bug in timing cpu. getTime() is the time the requset was created, not the...Ali Saidi
2007-06-14Modified instruction decode method.Vincentius Robby
2007-06-13Seperate the pc-pc and the pc of the incoming bytes, and get rid of the "more...Gabe Black
2007-06-12Make microOp vs microop and macroOp vs macroop capitilization consistent.Gabe Black
2007-06-04don't be so aggressive with the tracing on #ifAli Saidi
2007-06-02Don't mask the pc because the Alpha predecoder needs it to set the PAL mode b...Gabe Black
2007-06-01cast sizeof(MachInst) to Addr before generating a maskAli Saidi
2007-05-31Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-05-31Assign traceData to be NULL at BaseSimpleCPU constructor.Vincentius Robby
2007-05-27Move SimObject python files alongside the C++ and fixNathan Binkert
2007-05-25Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-05-21Change getDeviceAddressRanges to use bool for snoop arg.Steve Reinhardt
2007-05-20Add new EventWrapper constructor that takes a Tick valueSteve Reinhardt
2007-05-18Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-05-18Changes to make simple cpu handle pcs appropriately for x86Gabe Black
2007-05-07the bridge never returns false when recvTiming() is called on its ports now, ...Ali Saidi
2007-04-16Fixes for splash, may conflict with Korey's SMT work and doesn't support 03cp...Ron Dreslinski
2007-04-11Use a computed mask to mask out the fetch address and not a hard coded one.Gabe Black
2007-04-11Make the itlb set the PHYSICAL flag on a request when it translates it. This ...Gabe Black
2007-04-10Even if you don't want to fetch more bytes, make sure you handle a fault.Gabe Black
2007-03-16Fix ALPHA_FS compile. The MachInst -> StaticInstPtr constructor is no longer ...Gabe Black
2007-03-15Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-03-15Make the predecoder an object with it's own switched header file. Start addin...Gabe Black
2007-03-13Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-03-13Replaced makeExtMI with predecode.Gabe Black
2007-03-13fix interrupting during a quisce on sparcAli Saidi
2007-03-11Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-03-11Make sttw and sttwa use the twin memory operations.Gabe Black
2007-03-10Rework the way SCons recurses into subdirectories, making itNathan Binkert
2007-03-10I thought this code got deleted, but since it hasn't I've moved it to a place...Ali Saidi
2007-03-09Two fixes:Kevin Lim
2007-03-07I missed a couple of WithEffects, this should do itAli Saidi
2007-03-07*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscRegAli Saidi
2007-03-05Add x86 version of call to "decode"Gabe Black
2007-03-02make ldtw(a) -- Twin 32 bit load work correctly -- by doing it the same way a...Ali Saidi
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-12 23:42:55 +0000