index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
simple
Age
Commit message (
Expand
)
Author
2009-05-17
types: Move stuff for global types into src/base/types.hh
Nathan Binkert
2009-04-20
request: rename INST_READ to INST_FETCH.
Steve Reinhardt
2009-04-19
Mem: Change isLlsc to isLLSC.
Gabe Black
2009-04-19
CPUs: Make the atomic CPU support locked memory accesses.
Gabe Black
2009-04-19
Memory: Rename LOCKED for load locked store conditional to LLSC.
Gabe Black
2009-04-19
CPU: If the simple CPU is already idle, just return from suspendContext, don'...
Gabe Black
2009-04-15
Get rid of the Unallocated thread context state.
Steve Reinhardt
2009-04-08
tlb: More fixing of unified TLB
Nathan Binkert
2009-04-08
tlb: Don't separate the TLB classes into an instruction TLB and a data TLB
Gabe Black
2009-03-11
cpu: fix minor endian issue with trace output
Steve Reinhardt
2009-03-05
stats: Fix all stats usages to deal with template fixes
Nathan Binkert
2009-02-26
CPA: Add code to automatically record function symbols as CPU executes.
Ali Saidi
2009-02-25
CPU: Don't fetch when executing a macroop.
Gabe Black
2009-02-25
CPU: Implement translateTiming which defers to translateAtomic, and convert t...
Gabe Black
2009-02-25
ISA: Replace the translate functions in the TLBs with translateAtomic.
Gabe Black
2009-02-25
CPU: Get rid of translate... functions from various interface classes.
Gabe Black
2009-02-01
CPU: Don't always reset the micro pc on faults. Let the faults handle it.
Gabe Black
2009-02-01
X86: Make sure the predecoder is cleared out for interrupts.
Gabe Black
2009-01-24
cpu: provide a wakeup mechanism that can be used to pull CPUs out of sleep.
Nathan Binkert
2009-01-06
Tracing: Make tracing aware of macro and micro ops.
Gabe Black
2008-11-13
CPU: Refactor read/write in the simple timing CPU.
Gabe Black
2008-11-09
CPU: Make unaligned accesses work in the timing simple CPU.
Gabe Black
2008-11-09
X86: Make the timing simple CPU handle variable length instructions.
Gabe Black
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-27
CPU: The API change to EventWrapper did not get propagated to the entirety o...
Clint Smullen
2008-10-21
style: Use the correct m5 style for things relating to interrupts.
Nathan Binkert
2008-10-20
O3CPU: Undo Gabe's changes to remove hwrei and simpalcheck from O3 CPU. Remo...
Ali Saidi
2008-10-12
CPU: Explain why some code is commented out.
Gabe Black
2008-10-12
X86: Don't fetch in the simple CPU if you're in the ROM.
Gabe Black
2008-10-12
CPU: Make the highest order bit in the micro pc determine if it's combination...
Gabe Black
2008-10-12
Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...
Gabe Black
2008-10-11
CPU: Eliminate the simPalCheck funciton.
Gabe Black
2008-10-11
CPU: Eliminate the hwrei function.
Gabe Black
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-08-19
CPU: Get rid of two more duplicated CPU params.
Gabe Black
2008-08-18
Changed BaseCPU::ProfileEvent's interval member to be of type Tick. This was ...
Richard Strong
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2008-07-15
Use ReadResp instead of LoadLockedResp for LoadLockedReq responses.
Steve Reinhardt
2008-07-01
Make the cached virtPort have a thread context so it can do everything that a...
Ali Saidi
2008-07-01
After a checkpoint (and thus a stats reset), the not_idle_fraction/notIdleFra...
Ali Saidi
2008-06-18
AtomicSimpleCPU: Separate data stalls from instruction stalls.
Nathan Binkert
2008-06-12
CPU: Make the simple cpu trace data for loads/stores.
Gabe Black
2008-02-26
TLB: Make a TLB base class and put a virtual demapPage function in it.
Gabe Black
2008-02-14
CPU: move the PC Events code to a place where the code won't be executed mult...
Ali Saidi
2008-02-06
Make the Event::description() a const function
Stephen Hines
2008-02-05
Add base ARM code to M5
Stephen Hines
2008-01-02
Additional comments and helper functions for PrintReq.
Steve Reinhardt
2007-12-16
CPU: Update where the simple cpus read their cpu id from the thread context t...
Ali Saidi
[next]