index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
simple_thread.cc
Age
Commit message (
Expand
)
Author
2009-10-17
ISA: Fix compilation.
Gabe Black
2009-10-15
fixed MC146818 checkpointing bug and added isa serialization calls to simple_...
Brad Beckmann
2009-09-23
arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hh
Nathan Binkert
2009-07-08
Get rid of the unused get(Data|Inst)Asid and (inst|data)Asid functions.
Gabe Black
2009-07-08
Registers: Eliminate the ISA defined RegFile class.
Gabe Black
2009-07-08
Registers: Move the PCs out of the ISAs and into the CPUs.
Gabe Black
2009-07-08
Registers: Eliminate the ISA defined integer register file.
Gabe Black
2009-07-08
Registers: Eliminate the ISA defined floating point register file.
Gabe Black
2009-04-15
Get rid of the Unallocated thread context state.
Steve Reinhardt
2009-04-08
tlb: Don't separate the TLB classes into an instruction TLB and a data TLB
Gabe Black
2008-11-04
get rid of all instances of readTid() and getThreadNum(). Unify and eliminate
Lisa Hsu
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-21
style: Use the correct m5 style for things relating to interrupts.
Nathan Binkert
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2008-07-01
Remove delVirtPort() and make getVirtPort() only return cached version.
Ali Saidi
2008-06-28
Backed out changeset 94a7bb476fca: caused memory leak.
Steve Reinhardt
2008-06-21
Generate more useful error messages for unconnected ports.
Steve Reinhardt
2008-06-17
ThreadState: Ensure that kernelStats is properly initialized
Nathan Binkert
2007-08-26
Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.
Gabe Black
2007-04-16
Fixes for splash, may conflict with Korey's SMT work and doesn't support 03cp...
Ron Dreslinski
2007-03-13
fix segfault when peer owner attempts to use functional port
Ali Saidi
2006-11-19
Update Virtual and Physical ports.
Kevin Lim
2006-11-17
Make an initialization pass for the thread context and set the [phys,virt]Por...
Ron Dreslinski
2006-11-07
Put kernel_stats back into arch.
Gabe Black
2006-11-07
Moved the switched version of kernel_stats.hh back to kern, and moved the bas...
Gabe Black
2006-11-02
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-11-02
More proper handling of the ports.
Kevin Lim
2006-11-02
Remove function that should have been deleted.
Kevin Lim
2006-11-01
Merge zizzer.eecs.umich.edu:/bk/newmem/
Gabe Black
2006-10-31
Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...
Kevin Lim
2006-10-31
Put the Alpha tlb stuff into the AlphaISA namespace, and give the classes mor...
Gabe Black
2006-09-30
Merge ktlim@zamp:./local/clean/o3-merge/m5
Kevin Lim
2006-07-12
Updates for serialization. As long as the tickEvent doesn't need to be seria...
Kevin Lim
2006-07-06
Support serializing and unserializing in the O3 CPU. Also a few small fixes ...
Kevin Lim
2006-07-06
Various serialization changes to make it possible for the O3CPU to checkpoint.
Kevin Lim
2006-06-22
Change ThreadState constructor ordering to match the rest of the ThreadStates.
Kevin Lim
2006-06-08
add write/read functions that have endian conversions in them
Ali Saidi
2006-06-07
Reorganization/renaming of CPUExecContext. Now it is called SimpleThread in ...
Kevin Lim