index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
thread_state.cc
Age
Commit message (
Expand
)
Author
2016-11-09
style: [patch 1/22] use /r/3648/ to reorganize includes
Brandon Potter
2015-07-07
sim: Refactor the serialization base class
Andreas Sandberg
2014-11-14
arm: Fixes based on UBSan and static analysis
Andreas Hansson
2013-07-18
mem: Set the cache line size on a system level
Andreas Hansson
2012-07-10
cpu: added assertions to ensure the correct proxies are used
Brad Beckmann
2012-03-30
CPU: Unify initMemProxies across CPUs and simulation modes
Andreas Hansson
2012-02-24
MEM: Make port proxies use references rather than pointers
Andreas Hansson
2012-02-24
CPU: Round-two unifying instr/data CPU ports across models
Andreas Hansson
2012-02-12
cpu: add separate stats for insts/ops both globally and per cpu model
Anthony Gutierrez
2012-01-29
Implement Ali's review feedback.
Gabe Black
2012-01-28
Merge with the main repo.
Gabe Black
2012-01-17
MEM: Add port proxies instead of non-structural ports
Andreas Hansson
2011-11-18
SE/FS: Get rid of FULL_SYSTEM in the CPU directory.
Gabe Black
2011-10-31
SE/FS: Make the functions available from the TC consistent between SE and FS.
Gabe Black
2011-10-30
SE/FS: Build the base process class in FS.
Gabe Black
2011-10-16
SE/FS: Include getMemPort in FS.
Gabe Black
2011-10-16
SE/FS: Build/expose vport in SE mode.
Gabe Black
2011-10-16
CPU: Make physPort and getPhysPort available in SE mode.
Gabe Black
2010-09-13
CPU: Get rid of the now unnecessary getInst/setInst family of functions.
Gabe Black
2009-07-08
Get rid of the unused get(Data|Inst)Asid and (inst|data)Asid functions.
Gabe Black
2009-07-08
Registers: Move the PCs out of the ISAs and into the CPUs.
Gabe Black
2009-05-26
types: add a type for thread IDs and try to use it everywhere
Nathan Binkert
2009-04-15
ThreadState: initialize status to Halted in constructor.
Steve Reinhardt
2008-11-04
get rid of all instances of readTid() and getThreadNum(). Unify and eliminate
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-07-01
Make the cached virtPort have a thread context so it can do everything that a...
Ali Saidi
2008-06-28
Backed out changeset 94a7bb476fca: caused memory leak.
Steve Reinhardt
2008-06-21
Generate more useful error messages for unconnected ports.
Steve Reinhardt
2008-06-17
ThreadState: Ensure that kernelStats is properly initialized
Nathan Binkert
2007-05-09
fix the translating ports so it can add a page on a fault
Ali Saidi
2007-03-08
stop m5 from leaking like a sieve
Ali Saidi
2006-11-29
Change the connecting of the physPort and virtPort to the memory object below...
Kevin Lim
2006-11-19
Update Virtual and Physical ports.
Kevin Lim
2006-11-07
Put kernel_stats back into arch.
Gabe Black
2006-11-02
More proper handling of the ports.
Kevin Lim
2006-10-31
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-10-31
Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...
Kevin Lim
2006-10-29
An attempt to serialize the state of the micro code mechanism in the simple cpu.
Gabe Black
2006-10-16
Fix up microcode support.
Gabe Black
2006-07-06
Various serialization changes to make it possible for the O3CPU to checkpoint.
Kevin Lim
2006-06-22
Change ThreadState constructor ordering to match the rest of the ThreadStates.
Kevin Lim
2006-06-09
Two minor fixes.
Kevin Lim
2006-06-08
Creation of translating port pushed off to CPU.
Kevin Lim
2006-06-07
Update copyright.
Kevin Lim
2006-06-07
Reorganization/renaming of CPUExecContext. Now it is called SimpleThread in ...
Kevin Lim
