summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2019-10-21cpu: Apply the ARM TLB rework to the checker CPU.Gabe Black
2019-10-19cpu,arm: Push the stage 2 MMUs out of the CPU into the TLBs.Gabe Black
2019-10-19arch: Make a base class for Interrupts.Gabe Black
2019-10-18cpu: Turn the stage 2 ARM MMUs from params to children.Gabe Black
2019-10-17cpu: Clean up some style issues in pc_event.(hh|cc).Gabe Black
2019-10-17cpu: Get rid of load count based events.Gabe Black
2019-10-15cpu: Delete the unused sched_break_pc(_sys) functions.Gabe Black
2019-10-15sim,cpu: Get rid of the unused instEventQueue.Gabe Black
2019-10-04kvm: Rename gettid() to build with glibc 2.30+Tommaso Marinelli
2019-09-30cpu: Make use of DRAMCtrl::AddrMap in the traffic generatorsNikos Nikoleris
2019-09-24cpu: Fix checker cpu instantiationNikos Nikoleris
2019-09-23cpu, mem: Changing AtomicOpFunctor* for unique_ptr<AtomicOpFunctor>Jordi Vaquero
2019-09-04cpu: reset byte_enable across writeMem callsCiro Santilli
2019-08-29cpu: Convert traffic gen to use new statsAndreas Sandberg
2019-08-28cpu: Make get(Data|Inst)Port return a Port and not a MasterPort.Gabe Black
2019-08-28cpu, mem: Add new getSendFunctional method to the base CPU.Gabe Black
2019-08-28cpu: Move the instruction port into o3's fetch stage.Gabe Black
2019-08-28cpu: Move O3's data port into the LSQ.Gabe Black
2019-08-27cpu, dev, mem: Use the new Port methods.Gabe Black
2019-08-23mem: Move ruby protocols into a directory called ruby_protocol.Gabe Black
2019-08-21arch-arm, cpu: fix ARM ubsan build on GCC 7.4.0Ciro Santilli
2019-08-10cpu: Pull more arch specialization to the top of BaseCPU.py.Gabe Black
2019-08-10x86: Move some fixed or dummy config information into X86LocalApic.py.Gabe Black
2019-08-07cpu-o3: fix atomic instructions non-speculativeJordi Vaquero
2019-08-07cpu-o3: added _amo_op parameter in o3 LSQJordi Vaquero
2019-07-28cpu: Fix the type of the effective mem request sizeGabor Dozsa
2019-07-28cpu-o3: Fix too strict assert condition in writeback()Gabor Dozsa
2019-07-27cpu: Add first-/non-faulting load support to Minor and O3Gabor Dozsa
2019-07-16cpu: isDrained renamed to isCpuDrainedGiacomo Travaglini
2019-07-13cpu-o3: Set packet data type for IPR readPouya Fotouhi
2019-07-08cpu: Added the Multiperspective Perceptron Predictor with TAGE (8KB and 64KB)Javier Bueno Hedo
2019-07-08cpu-o3: Reset fault status for mem access in pushRequestGabor Dozsa
2019-06-11cpu: Additional TrafficGen statsTiago Muck
2019-06-11cpu: Limit TrafficGen outstanding reqsTiago Muck
2019-06-11cpu: TrafficGen as BaseCPUTiago Muck
2019-06-03cpu: Added the Multiperspective Perceptron Predictor (8KB and 64KB)Javier Bueno
2019-05-31cpu-o3: Increase LSQ buffer sizes to match max vector lengthGabor Dozsa
2019-05-30cpu: Fix rescheduling of progress check eventsTiago Muck
2019-05-30cpu-o3: Add support for pinned writesGiacomo Gabrielli
2019-05-30arch, base, cpu, gpu, sim: Merge getMemProxy and getVirtProxy.Gabe Black
2019-05-30cpu: Store the translating proxy with the same pointer in SE or FS mode.Gabe Black
2019-05-30cpu, sim: Return PortProxy &s from all the proxy accessors.Gabe Black
2019-05-29cpu: Added correct return type for ROB::countInstsAndrea Mondelli
2019-05-28cpu: Remove assert causing issues with x86 Linux bootGiacomo Gabrielli
2019-05-18arch, base, cpu, dev, mem, sim: Remove #if 0-ed out code.Gabe Black
2019-05-14Revert "cpu: fix how a thread starts up in MinorCPU"Giacomo Travaglini
2019-05-14Revert "cpu: stop scheduling suspended threads in MinorCPU"Giacomo Travaglini
2019-05-14Revert "cpu: fix branching when thread is suspended in MinorCPU"Giacomo Travaglini
2019-05-14base: Move SatCounter to base directoryDaniel
2019-05-14cpu: Revamp saturating countersDaniel
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-26 20:33:27 +0000