index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2006-07-23
This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...
Korey Sewell
2006-07-21
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-21
Minor functionality updates.
Kevin Lim
2006-07-20
Enforce the timing cpu ticking at it's clock rate
Ali Saidi
2006-07-19
Minor changes to reflect state used for regression stats.
Kevin Lim
2006-07-19
Put regression tests back into m5. They are located in the "tests" directory...
Kevin Lim
2006-07-19
O3CPU fixes.
Kevin Lim
2006-07-19
Some minor compiling fixes.
Kevin Lim
2006-07-14
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-14
Fix the CheckerCPU being included via python.
Kevin Lim
2006-07-14
forgot tid
Korey Sewell
2006-07-14
For now, halt context is the same as deallocating.
Korey Sewell
2006-07-13
Move Dcache port creation from LSQUnit to LSQ in order to support Ron's recen...
Kevin Lim
2006-07-13
Fix for bug when squashing and the fetching. Now fetch checks if the cache d...
Kevin Lim
2006-07-13
Update for changes to draining.
Kevin Lim
2006-07-12
memory mode information now contained in system object
Ali Saidi
2006-07-12
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-12
Serialization changes to make O3CPU consistent with the other models.
Kevin Lim
2006-07-12
Updates for serialization. As long as the tickEvent doesn't need to be seria...
Kevin Lim
2006-07-12
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-12
Track the PC of the cache data stored in fetch so it doesn't access memory mu...
Kevin Lim
2006-07-11
Fix ordering issue with squashed Icache Fetches and Static data in packet.
Ron Dreslinski
2006-07-10
Minor fixes.
Kevin Lim
2006-07-10
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-10
Some minor cleanups.
Kevin Lim
2006-07-10
Add parameters for backwards and forwards sizes for time buffers.
Kevin Lim
2006-07-10
Fix cpu in full system to match SE.
Ron Dreslinski
2006-07-07
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-07-07
Support for recent port changes.
Kevin Lim
2006-07-07
Support Ron's changes for hooking up ports.
Kevin Lim
2006-07-07
Fix for bug when draining and a memory access is outstanding.
Kevin Lim
2006-07-07
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-07
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-07-07
Minor fix for SMT Hello Worlds to finish correctly.
Korey Sewell
2006-07-07
Switch out fixes for CPUs.
Kevin Lim
2006-07-07
Remove hack now that ports work properly
Ron Dreslinski
2006-07-07
Update cpus to use the getPort function to use a connector object to connect ...
Ron Dreslinski
2006-07-07
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-07-07
Fix so that O3CPU doesnt segfault on exit.
Korey Sewell
2006-07-06
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-06
Support serializing and unserializing in the O3 CPU. Also a few small fixes ...
Kevin Lim
2006-07-06
Fix the O3CPU to support the multi-pass method for checking if the system has...
Kevin Lim
2006-07-06
Various serialization changes to make it possible for the O3CPU to checkpoint.
Kevin Lim
2006-07-06
Timing cache works for hello world test.
Ron Dreslinski
2006-07-06
Fixes for draining.
Kevin Lim
2006-07-06
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-06
Support for draining, and the new method of switching out. Now switching out...
Kevin Lim
2006-07-06
Had to add this because for some reason gcc wasnt recognizing "THE_ISA == ALP...
Korey Sewell
2006-07-06
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-07-06
Use O3DynInst in cpu_models.py and in static_inst_exec_sigs.hh instead of a s...
Korey Sewell
[prev]
[next]