index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2010-06-25
inorder: resource scheduling backend
Korey Sewell
2010-06-24
inorder: cleanup virtual functions
Korey Sewell
2010-06-24
inorder: enforce 78-character rule
Korey Sewell
2010-06-24
inorder: exe_unit_stats for resolved branches
Korey Sewell
2010-06-23
inorder: squash from memory stall
Korey Sewell
2010-06-23
inorder: record load/store trace data
Korey Sewell
2010-06-23
inorder: update branch predictor
Korey Sewell
2010-06-23
inorder-stats: add instruction type stats
Korey Sewell
2010-06-23
inorder: stall signal handling
Korey Sewell
2010-06-23
inorder: tick scheduling
Korey Sewell
2010-06-23
O3ThreadContext: When taking over from a previous context, only assert that
Timothy M. Jones
2010-06-14
stats: get rid of the never-really-used event stuff
Nathan Binkert
2010-06-10
ruby: get rid of the Map class
Nathan Binkert
2010-06-10
ruby: get rid of Vector and use STL
Nathan Binkert
2010-06-03
Minor remote GDB cleanup.
Steve Reinhardt
2010-06-02
ARM: Implement support for the IT instruction and the ITSTATE bits of CPSR.
Gabe Black
2010-06-02
ARM: Implement the ARM TLB/Tablewalker. Needs performance improvements.
Ali Saidi
2010-06-02
ARM: Implement ARM CPU interrupts
Ali Saidi
2010-06-02
ARM: Move PC mode bits around so they can be used for exectrace
Ali Saidi
2010-06-02
Simple CPU: Make the FloatRegs trace flag do something.
Gabe Black
2010-06-02
CPU: Reset fetch offset after a exception
Ali Saidi
2010-06-02
ARM: Make the predecoder handle Thumb instructions.
Gabe Black
2010-05-13
BPRED: Fixed the treshold-bug in the tournament predictor.
Maximilien Breughe
2010-04-15
tick: rename Clock namespace to SimClock
Nathan Binkert
2010-04-10
inorder: timing for inst forwarding
Korey Sewell
2010-04-02
ruby: get rid of gems_common/util.hh and .cc and use stuff in src/base
Nathan Binkert
2010-04-02
ruby: get "using namespace" out of headers
Nathan Binkert
2010-03-29
style: cleanup the Ruby Tester
Nathan Binkert
2010-03-27
m5: merge inorder updates
Korey Sewell
2010-03-27
inorder: write-hints bug fix
Korey Sewell
2010-03-25
CPU: Added comments to address translation classes.
Timothy M. Jones
2010-03-23
cpu: get rid of uncached access "events"
Steve Reinhardt
2010-03-23
cpu: fix exec tracing memory corruption bug
Steve Reinhardt
2010-03-22
inorder: import name for addtl. bpred stats
Korey Sewell
2010-03-22
inorder: fix squash bug in branch predictor
Maximilien Breughe
2010-03-22
inorder: fix address list bug
Korey Sewell
2010-03-21
TimingSimpleCPU: Fixed uncacacheable request read bug
Brad Beckmann
2010-03-10
ruby: get rid of std-includes.hh
Nathan Binkert
2010-02-26
cpu_models: get rid of cpu_models.py and move the stuff into SCons
Nathan Binkert
2010-02-20
BaseDynInst: Preserve the faults returned from read and write.
Timothy M. Jones
2010-02-12
O3PCU: Split loads and stores that cross cache line boundaries.
Timothy M. Jones
2010-02-12
BaseDynInst: Make the TLB translation timing instead of atomic.
Timothy M. Jones
2010-01-31
inorder: double delete inst bug
Korey Sewell
2010-01-31
inorder: inst count mgmt
Korey Sewell
2010-01-31
inorder: implement split stores
Korey Sewell
2010-01-31
inorder: implement split loads
Korey Sewell
2010-01-31
inorder: add activity stats
Korey Sewell
2010-01-31
inorder: object cleanup in destructors
Korey Sewell
2010-01-31
inorder: user per-thread dummy insts/reqs
Korey Sewell
2010-01-31
inorder: add execution unit stats
Korey Sewell
[next]