index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2013-08-20
cpu: Fix timing CPU isDrained comment formatting
Andreas Hansson
2013-08-19
cpu: Accurately count idle cycles for simple cpu
Lena Olson
2013-08-19
cpu: Fix TrafficGen trace playback
Sascha Bischoff
2013-08-19
cpu: Fix timing CPU drain check
Andreas Hansson
2013-08-19
cpu: Fix a bug in the O3 CPU introduced by the cache line patch
Andreas Hansson
2013-07-19
cpu: Remove unused getBranchPred() method from BaseCPU
Andreas Sandberg
2013-07-18
mem: Set the cache line size on a system level
Andreas Hansson
2013-07-15
debug : Fixes the issue wherein Debug symbols were not getting dumped into tr...
Umesh Bhaskar
2013-06-27
sim: Add the notion of clock domains to all ClockedObjects
Akash Bagdia
2013-06-27
config: Remove redundant explicit setting of default clocks
Akash Bagdia
2013-06-27
cpu: Consider instructions waiting for FU completion in draining
Andreas Hansson
2013-06-18
kvm: Use the address finalization code in the TLB
Andreas Sandberg
2013-06-11
kvm: Add more VM stats
Andreas Sandberg
2013-06-11
kvm: Separate host frequency from simulated CPU frequency
Andreas Sandberg
2013-06-11
kvm: Don't handle IO and execute in the same tick
Andreas Sandberg
2013-06-11
kvm: Maintain a local instruction counter and update totalNumInsts
Andreas Sandberg
2013-06-11
cpu: Add support for scheduling multiple inst/load stop events
Andreas Sandberg
2013-06-03
kvm: Allow architectures to override the cycle accounting mechanism
Andreas Sandberg
2013-06-03
kvm: Add handling of EAGAIN when creating timers
Andreas Sandberg
2013-06-03
kvm: Add a call to thread->startup() in startup()
Andreas Sandberg
2013-05-30
cpu: Prune the stale TraceCPU
Andreas Hansson
2013-05-30
cpu: Check that minimum TrafficGen period is less than max period
Sascha Bischoff
2013-05-30
cpu: Fix bug when reading in TrafficGen state transitions
Sascha Bischoff
2013-05-30
cpu: Add request elasticity to the traffic generator
Andreas Hansson
2013-05-30
cpu: Block traffic generator when requests have to retry
Andreas Hansson
2013-05-30
cpu: Move traffic generator sending out of generator states
Andreas Hansson
2013-05-30
cpu: Fold together the StateGraph and the TrafficGen
Andreas Hansson
2013-05-30
cpu: Make hash struct instead of class to please clang
Andreas Hansson
2013-05-14
cpu: remove local/globalHistoryBits params from branch pred
Anthony Gutierrez
2013-05-14
kvm: Add support for disabling coalesced MMIO
Andreas Sandberg
2013-05-14
kvm: Dump state before panic in KVM exit handlers
Andreas Sandberg
2013-05-14
kvm: Fix the memory interface used by KVM
Andreas Sandberg
2013-05-02
kvm: Add a stat counting number of instructions executed
Andreas Sandberg
2013-05-02
kvm: Add checkpoint debug print
Andreas Sandberg
2013-05-02
kvm: Make MMIO requests uncacheable
Andreas Sandberg
2013-04-23
cpu: Fix TraceGen flag initalisation
Andreas Hansson
2013-04-22
cpu: Use request flags in trace playback
Andreas Hansson
2013-04-22
cpu: Make the generators usable outside the TrafficGen module
Andreas Hansson
2013-04-22
kvm: Add support for pseudo-ops on ARM
Andreas Sandberg
2013-04-22
kvm: Add support for state dumping on ARM
Andreas Sandberg
2013-04-22
kvm: Add basic support for ARM
Andreas Sandberg
2013-04-22
kvm: Add experimental support for a perf-based execution timer
Andreas Sandberg
2013-04-22
kvm: Avoid synchronizing the TC on every KVM exit
Andreas Sandberg
2013-04-22
kvm: Basic support for hardware virtualized CPUs
Andreas Sandberg
2013-04-22
cpu: Let python scripts obtain the number of instructions executed
Timothy M. Jones
2013-04-22
arm: Enable support for triggering a sim panic on kernel panics
Andreas Sandberg
2013-04-22
sim: separate nextCycle() and clockEdge() in clockedObjects
Dam Sunwoo
2013-04-22
cpu: generate SimPoint basic block vector profiles
Dam Sunwoo
2013-04-22
cpu: fix a switching issue with the o3 cpu.
Ali Saidi
2013-03-29
o3cpu: commit: changes interrupt handling
Nilay Vaish
[next]