summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2010-06-02ARM: Implement ARM CPU interruptsAli Saidi
2010-06-02ARM: Move PC mode bits around so they can be used for exectraceAli Saidi
2010-06-02Simple CPU: Make the FloatRegs trace flag do something.Gabe Black
2010-06-02CPU: Reset fetch offset after a exceptionAli Saidi
2010-06-02ARM: Make the predecoder handle Thumb instructions.Gabe Black
2010-05-13BPRED: Fixed the treshold-bug in the tournament predictor.Maximilien Breughe
2010-04-15tick: rename Clock namespace to SimClockNathan Binkert
2010-04-10inorder: timing for inst forwardingKorey Sewell
2010-04-02ruby: get rid of gems_common/util.hh and .cc and use stuff in src/baseNathan Binkert
2010-04-02ruby: get "using namespace" out of headersNathan Binkert
2010-03-29style: cleanup the Ruby TesterNathan Binkert
2010-03-27m5: merge inorder updatesKorey Sewell
2010-03-27inorder: write-hints bug fixKorey Sewell
2010-03-25CPU: Added comments to address translation classes.Timothy M. Jones
2010-03-23cpu: get rid of uncached access "events"Steve Reinhardt
2010-03-23cpu: fix exec tracing memory corruption bugSteve Reinhardt
2010-03-22inorder: import name for addtl. bpred statsKorey Sewell
2010-03-22inorder: fix squash bug in branch predictorMaximilien Breughe
2010-03-22inorder: fix address list bugKorey Sewell
2010-03-21TimingSimpleCPU: Fixed uncacacheable request read bugBrad Beckmann
2010-03-10ruby: get rid of std-includes.hhNathan Binkert
2010-02-26cpu_models: get rid of cpu_models.py and move the stuff into SConsNathan Binkert
2010-02-20BaseDynInst: Preserve the faults returned from read and write.Timothy M. Jones
2010-02-12O3PCU: Split loads and stores that cross cache line boundaries.Timothy M. Jones
2010-02-12BaseDynInst: Make the TLB translation timing instead of atomic.Timothy M. Jones
2010-01-31inorder: double delete inst bugKorey Sewell
2010-01-31inorder: inst count mgmtKorey Sewell
2010-01-31inorder: implement split storesKorey Sewell
2010-01-31inorder: implement split loadsKorey Sewell
2010-01-31inorder: add activity statsKorey Sewell
2010-01-31inorder: object cleanup in destructorsKorey Sewell
2010-01-31inorder: user per-thread dummy insts/reqsKorey Sewell
2010-01-31inorder: add execution unit statsKorey Sewell
2010-01-31inorder: recvRetry bug fixKorey Sewell
2010-01-31inorder-stats: add prereq to basic statKorey Sewell
2010-01-31inorder: ctxt switch statsKorey Sewell
2010-01-31inorder: pipeline stage statsKorey Sewell
2010-01-31inorder: enforce stage bandwidthKorey Sewell
2010-01-31inorder: set thread status'Korey Sewell
2010-01-31inorder: add/remove halt/deallocate context respectivelyKorey Sewell
2010-01-31inorder: track last branch committedKorey Sewell
2010-01-31inorder: add updatePC event to resPoolKorey Sewell
2010-01-31inorder: ready thread wakeupKorey Sewell
2010-01-31inorder: add threadmodel flagKorey Sewell
2010-01-31inorder: mem. mgmt. updateKorey Sewell
2010-01-31inorder: suspend in respoolKorey Sewell
2010-01-31inorder: fetch thread bugKorey Sewell
2010-01-31inorder: ready/suspend status fnsKorey Sewell
2010-01-31inorder-cleanup: remove unused thread functionsKorey Sewell
2010-01-31inorder: activate thread on cache missKorey Sewell
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 14:23:08 +0000