index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2013-05-02
kvm: Add a stat counting number of instructions executed
Andreas Sandberg
2013-05-02
kvm: Add checkpoint debug print
Andreas Sandberg
2013-05-02
kvm: Make MMIO requests uncacheable
Andreas Sandberg
2013-04-23
cpu: Fix TraceGen flag initalisation
Andreas Hansson
2013-04-22
cpu: Use request flags in trace playback
Andreas Hansson
2013-04-22
cpu: Make the generators usable outside the TrafficGen module
Andreas Hansson
2013-04-22
kvm: Add support for pseudo-ops on ARM
Andreas Sandberg
2013-04-22
kvm: Add support for state dumping on ARM
Andreas Sandberg
2013-04-22
kvm: Add basic support for ARM
Andreas Sandberg
2013-04-22
kvm: Add experimental support for a perf-based execution timer
Andreas Sandberg
2013-04-22
kvm: Avoid synchronizing the TC on every KVM exit
Andreas Sandberg
2013-04-22
kvm: Basic support for hardware virtualized CPUs
Andreas Sandberg
2013-04-22
cpu: Let python scripts obtain the number of instructions executed
Timothy M. Jones
2013-04-22
arm: Enable support for triggering a sim panic on kernel panics
Andreas Sandberg
2013-04-22
sim: separate nextCycle() and clockEdge() in clockedObjects
Dam Sunwoo
2013-04-22
cpu: generate SimPoint basic block vector profiles
Dam Sunwoo
2013-04-22
cpu: fix a switching issue with the o3 cpu.
Ali Saidi
2013-03-29
o3cpu: commit: changes interrupt handling
Nilay Vaish
2013-03-26
cpu: Remove CpuPort and use MasterPort in the CPU classes
Andreas Hansson
2013-03-20
cpu: Avoid including inorder TLBUnit to avoid gcc LTO bug
Andreas Hansson
2013-03-12
cpu: Fix state transition bug in the traffic generator
Andreas Sandberg
2013-03-04
cpu: fix a switching issue with the o3 cpu.
Ali Saidi
2013-02-19
scons: Fix warnings issued by clang 3.2svn (XCode 4.6)
Andreas Hansson
2013-02-19
scons: Add warning for missing declarations
Andreas Hansson
2013-02-19
scons: Fix up numerous warnings about name shadowing
Andreas Hansson
2013-02-19
x86: Move APIC clock divider to Python
Andreas Hansson
2013-02-19
mem: Add predecessor to SenderState base class
Andreas Hansson
2013-02-15
cpu: Document exec trace flags
Andreas Sandberg
2013-02-15
cpu: Avoid duplicate entries in tracking structures for writes to misc regs
Geoffrey Blake
2013-02-15
cpu: Fix rename mis-handling serializing instructions when resource constrained
Geoffrey Blake
2013-02-15
o3: fix tick used for renaming and issue with range selection
Matt Horsnell
2013-02-15
sim: Add a system-global option to bypass caches
Andreas Sandberg
2013-02-15
cpu: Refactor memory system checks
Andreas Sandberg
2013-02-15
cpu: Make checker CPUs inherit from CheckerCPU in the Python hierarchy
Andreas Sandberg
2013-02-15
cpu: Add CPU metadata om the Python classes
Andreas Sandberg
2013-02-15
cpu: include set in o3/commit_impl.
Ali Saidi
2013-02-15
cpu: fix case with o3 cpu blocking and unblocking decode in cycle
Ali Saidi
2013-02-15
cpu: Fix a livelock in the o3 cpu.
Ali Saidi
2013-01-24
branch predictor: move out of o3 and inorder cpus
Nilay Vaish ext:(%2C%20Timothy%20Jones%20%3Ctimothy.jones%40cl.cam.ac.uk%3E)
2013-01-22
o3 cpu: fix zero reg problem
Andrea Pellegrini
2013-01-22
x86, cpu: corrects 270c9a75e91f, take over decoder on cpu switch
Nilay Vaish
2013-01-19
O3 IEW: Make incrWb and decrWb clearer
Joel Hestness
2013-01-17
ruby: remove calls to g_system_ptr->getTime()
Nilay Vaish
2013-01-12
base simple cpu: removes commented out code about cache ops
Nilay Vaish
2013-01-12
x86: Changes to decoder, corrects 9376
Nilay Vaish
2013-01-07
cpu: Unify the serialization code for all of the CPU models
Andreas Sandberg
2013-01-07
cpu: Flush TLBs on switchOut()
Andreas Sandberg
2013-01-07
cpu: Rewrite O3 draining to avoid stopping in microcode
Andreas Sandberg
2013-01-07
cpu: Make sure that a drained atomic CPU isn't executing ucode
Andreas Sandberg
2013-01-07
cpu: Make sure that a drained timing CPU isn't executing ucode
Andreas Sandberg
[next]