index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2011-02-23
inorder: dyn inst initialization
Korey Sewell
2011-02-23
inorder: cache packet handling
Korey Sewell
2011-02-23
O3: When a prefetch causes a fault, don't record it in the inst
Ali Saidi
2011-02-23
O3: If there is an outstanding table walk don't let the inst queue sleep.
Ali Saidi
2011-02-23
ARM: Do something for ISB, DSB, DMB
Ali Saidi
2011-02-23
ARM: Fix bug that let two table walks occur in parallel.
Ali Saidi
2011-02-23
O3: Fix bug when a squash occurs right before TLB miss returns.
Ali Saidi
2011-02-18
m5: merge inorder/release-notes/make_release changes
Korey Sewell
2011-02-18
inorder: add names and slot #s to res. dprints
Korey Sewell
2011-02-18
inorder: ignore nops in execution unit
Korey Sewell
2011-02-18
inorder: update graduation unit
Korey Sewell
2011-02-18
inorder: recognize isSerializeAfter flag
Korey Sewell
2011-02-18
inorder: update default thread size(=1)
Korey Sewell
2011-02-18
inorder: don't overuse getLatency()
Korey Sewell
2011-02-18
inorder: update max. resource bandwidths
Korey Sewell
2011-02-18
inorder: cleanup in destructors
Korey Sewell
2011-02-18
inorder: fix cache/fetch unit memory leaks
Korey Sewell
2011-02-18
inorder: remove events for zero-cycle resources
Korey Sewell
2011-02-18
inorder: update pipeline interface for handling finished resource reqs
Korey Sewell
2011-02-18
inorder: remove request map, use request vector
Korey Sewell
2011-02-18
inorder: add valid bit for resource requests
Korey Sewell
2011-02-18
inorder: remove reqRemoveList
Korey Sewell
2011-02-18
inorder: initialize res. req. vectors based on resource bandwidth
Korey Sewell
2011-02-13
O3: Fetch from the microcode ROM when needed.
Gabe Black
2011-02-13
O3: Fix GCC 4.2.4 complaint
Ali Saidi
2011-02-12
inorder: clean up the old way of inst. scheduling
Korey Sewell
2011-02-12
inorder: utilize cached skeds in pipeline
Korey Sewell
2011-02-12
inorder: define iterator for resource schedules
Korey Sewell
2011-02-12
inorder: stage scheduler for front/back end schedule creation
Korey Sewell
2011-02-12
inorder: cache instruction schedules
Korey Sewell
2011-02-12
inorder: comments for resource sked class
Korey Sewell
2011-02-12
inorder: remove unused file
Korey Sewell
2011-02-11
O3: Fix pipeline restart when a table walk completes in the fetch stage.
Giacomo Gabrielli
2011-02-11
SimpleCPU: Fix a case where a DTLB fault redirects fetch and an I-side walk o...
Ali Saidi
2011-02-11
O3: Enhance data address translation by supporting hardware page table walkers.
Giacomo Gabrielli
2011-02-06
m5: added work completed monitoring support
Brad Beckmann
2011-02-06
TimingSimpleCPU: split data sender state fix
Joel Hestness
2011-02-06
mcpat: Adds McPAT performance counters
Joel Hestness
2011-02-04
inorder: fault handling
Korey Sewell
2011-02-04
inorder: pcstate and delay slots bug
Korey Sewell
2011-02-04
inorder: add a fetch buffer to fetch unit
Korey Sewell
2011-02-04
inorder: overload find-req fn
Korey Sewell
2011-02-04
inorder: implement separate fetch unit
Korey Sewell
2011-02-04
inorder: cache port blocking
Korey Sewell
2011-02-04
inorder: stage width as a python parameter
Korey Sewell
2011-02-04
inorder: multi-issue branch resolution
Korey Sewell
2011-02-04
inorder: pipe. stage inst. buffering
Korey Sewell
2011-02-04
inorder: change skidBuffer to list instead of queue
Korey Sewell
2011-02-04
inorder: activity tracking bug
Korey Sewell
2011-02-03
Fault: Rename sim/fault.hh to fault_fwd.hh to distinguish it from faults.hh.
Gabe Black
[next]