summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2018-08-17scons,ruby: do not generate unnecessary filesBrandon Potter
2018-08-10cpu: Add hash functionality for RegId classBradley Wang
2018-08-10cpu: Removed unnecessary file reg_class_impl.hhBradley Wang
2018-07-25cpu: Warn when (un)serializing a traffic generatorGiacomo Travaglini
2018-07-25cpu: Allow creation of traffic gen from generic SimObjectsGiacomo Travaglini
2018-07-24cpu-o3: Missing freeing the heads of DepGraph in IQ squashingHanhwi Jang
2018-07-13cpu: Add a Python-enabled traffic generatorAndreas Sandberg
2018-07-13cpu: Support trace termination in BaseTrafficGenAndreas Sandberg
2018-07-13cpu: Unify error handling for address generatorsAndreas Sandberg
2018-07-13cpu: Split the traffic generator into two classesAndreas Sandberg
2018-06-28cpu: Remove reduntant protobuf includesAndreas Sandberg
2018-06-21cpu: Fix bug introduced by RequestPtr type changeGiacomo Travaglini
2018-06-14cpu: Prevent suspended TimingSimple CPUs from fetching next instructionsTuan Ta
2018-06-14cpu: add a new instruction type 'Atomic'Tuan Ta
2018-06-14cpu-minor: Remove redundant thread startup callAndreas Sandberg
2018-06-11misc: Using smart pointers for memory RequestsGiacomo Travaglini
2018-06-11misc: Substitute pointer to Request with aliased RequestPtrGiacomo Travaglini
2018-05-29cpu: Avoid unnecessary dynamic_pointer_cast in atomic modelGiacomo Travaglini
2018-04-27sim,cpu,mem,arch: Introduced MasterInfo data structureGiacomo Travaglini
2018-03-27cpu: Remove ExtMachInst typedefs from the O3 CPU model.Gabe Black
2018-03-27arch: cpu: Make the ExtMachInst type a template argument in InstMap.Gabe Black
2018-03-27cpu: Stop extracting inst_flags from the machInst.Gabe Black
2018-03-26cpu: Use the new asBytes function in the protobuf inst tracer.Gabe Black
2018-03-26arch: Add a virtual asBytes function to the StaticInst class.Gabe Black
2018-03-23ruby: Make sure addresses print in hexJason Lowe-Power
2018-03-06scons: Switch from the print statement to the print function.Gabe Black
2018-02-20cpu-o3: Don't add non-speculative mem barriers to the IQ twiceAndreas Sandberg
2018-02-05cpu: MinorCPU handling IsSquashAfter flagGiacomo Travaglini
2018-01-29arm: DT autogeneration - Generate cpus nodeGlenn Bergmans
2018-01-12sim: Allow passing a user-defined L2XBar to addTwoLevelCacheHierarchy().Xiaoyu Ma
2018-01-11cpu: Make the CPU's TLB parameter a BaseTLB.Gabe Black
2018-01-10style: change C/C++ source permissions to noexecBKP
2018-01-10alpha,arm,mips,power,riscv,sparc,x86,cpu: Get rid of ISA_HAS_DELAY_SLOT.Gabe Black
2018-01-09cpu: Use the NotAnInst flag to avoid passing an inst to fetch faults.Gabe Black
2018-01-09cpu: Add a NotAnInst flag to the BaseDynInst class.Gabe Black
2018-01-09cpu, power: Get rid of the remnants of the EA computation insts.Gabe Black
2017-12-22arch,cpu: "virtualize" the TLB interface.Gabe Black
2017-12-22cpu: Use the generic nop static inst instead of decoding the arch version.Gabe Black
2017-12-22cpu: Add a pointer to a generic Nop StaticInst.Gabe Black
2017-12-20cpu: Fix exit_gen.cc which used misc.hh instead of logging.hh.Gabe Black
2017-12-19cpu-tester: Added ExitGen to TrafficGenRiken Gohil
2017-12-19cpu-tester: Refactoring traffic generators into separate files.Riken Gohil
2017-12-14misc: Updates for gcc7.2 for x86Jason Lowe-Power
2017-12-13arm,sparc,x86,base,cpu,sim: Replace the Twin(32|64)_t types with.Gabe Black
2017-12-13cpu,alpha,mips,power,riscv,sparc: Get rid of eaComp and memAccInst.Gabe Black
2017-12-08x86,misc: add additional info on faulting X86 instruction, fetched PCMatt Sinclair
2017-12-05cpu: Add support for CMOs in the cpu modelsNikos Nikoleris
2017-12-04misc: Rename misc.(hh|cc) to logging.(hh|cc)Gabe Black
2017-11-29cpu: Don't override ISA if provided by userAndreas Sandberg
2017-11-29cpu-minor: Add missing instruction statsDavid Guillen Fandos