index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2007-03-07
I missed a couple of WithEffects, this should do it
Ali Saidi
2007-03-07
Merge zizzer.eecs.umich.edu:/bk/newmem
Gabe Black
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2007-03-07
Add setData functions for the new Twin??_t types.
Gabe Black
2007-03-06
Move all of the parameters of the Root SimObject so they are
Nathan Binkert
2007-03-05
Add x86 version of call to "decode"
Gabe Black
2007-03-05
Added an x86 dyninst
Gabe Black
2007-03-03
Merge zizzer:/bk/newmem
Ali Saidi
2007-03-03
Implement Niagara I/O interface and rework interrupts
Ali Saidi
2007-03-02
make ldtw(a) -- Twin 32 bit load work correctly -- by doing it the same way a...
Ali Saidi
2007-02-28
Make trap instructions always generate TrapInstruction Fault objects which ca...
Gabe Black
2007-02-17
Give the progress event its own priority
Nathan Binkert
2007-02-17
Default to tracing being disabled in C++, it will be turned
Nathan Binkert
2007-02-13
Merge all of the execution trace configuration stuff into
Nathan Binkert
2007-02-12
some forgotten commits
Ali Saidi
2007-02-12
Merge zizzer:/bk/newmem
Ali Saidi
2007-02-12
rename store conditional stuff as extra data so it can be used for conditiona...
Ali Saidi
2007-02-12
Merge zizzer.eecs.umich.edu:/bk/newmem
Steve Reinhardt
2007-02-12
Move store conditional result checking from SimpleAtomicCpu write
Steve Reinhardt
2007-02-10
Clean up tracing stuff more, get rid of the trace log since
Nathan Binkert
2007-02-07
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Steve Reinhardt
2007-02-07
Make memory commands dense again to avoid cache stat table explosion.
Steve Reinhardt
2007-02-06
more fp fixes
Ali Saidi
2007-02-02
fix mostly floating point related
Ali Saidi
2007-01-30
add fsr to the list of registers we are interested in
Ali Saidi
2007-01-30
Make SPARC checkpointing work
Ali Saidi
2007-01-29
fix some over sights in moving windowing and ccr registers to int reg file
Ali Saidi
2007-01-29
Merge zizzer:/bk/newmem
Ali Saidi
2007-01-29
A minor hack to get branch prediction to behave like before on Alpha.
Gabe Black
2007-01-29
Fixed a warning about an unused variable.
Gabe Black
2007-01-28
fix comparing fp registers between legion and m5
Ali Saidi
2007-01-28
Merge zizzer:/bk/newmem
Gabe Black
2007-01-27
While I'm waiting for legion to run make m5 compile with a few more compilers
Ali Saidi
2007-01-27
Merge zizzer:/bk/newmem
Gabe Black
2007-01-26
Merge zizzer:/bk/newmem
Ali Saidi
2007-01-26
Make Sparc traceflag even more chatty
Ali Saidi
2007-01-26
Merge zizzer:/bk/newmem
Ali Saidi
2007-01-26
Merge zeep.pool:/z/saidi/work/m5.newmem
Ali Saidi
2007-01-26
make our code a little more standards compliant
Ali Saidi
2007-01-26
Merge zizzer:/bk/newmem
Lisa Hsu
2007-01-26
eliminate cpu checkInterrupts bool, it is redundant and unnecessary.
Lisa Hsu
2007-01-25
fix smul and sdiv to sign extend, and handle overflow/underflow corretly
Ali Saidi
2007-01-24
Merge zizzer:/bk/newmem
Gabe Black
2007-01-23
use pstate.am to mask off PC/NPC where it needs to +be
Ali Saidi
2007-01-22
Merge zizzer.eecs.umich.edu:/bk/newmem
Gabe Black
2007-01-19
Merge zed.eecs.umich.edu:/.automount/zeep/z/saidi/work/m5.newmem
Lisa Hsu
2007-01-16
In the case that we generate a fault (e.g. a tlb miss) on a microcoded instru...
Ali Saidi
2007-01-16
Fix legion lock code a bit so that if we jump out of a micro coded instructio...
Ali Saidi
2007-01-16
Modify ISA and staticInst to support a IsFirstMicroOp flag
Ali Saidi
2007-01-08
the way i understand it, interrupts in m5 is a little bloated. the usage of ...
Lisa Hsu
[next]