index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-27
CPU: The API change to EventWrapper did not get propagated to the entirety o...
Clint Smullen
2008-10-23
s/cpu_id/cpuId in o3 (to be consistent and match style), also fix some typos in
Lisa Hsu
2008-10-21
style: Use the correct m5 style for things relating to interrupts.
Nathan Binkert
2008-10-20
O3CPU: Undo Gabe's changes to remove hwrei and simpalcheck from O3 CPU. Remo...
Ali Saidi
2008-10-12
CPU: Explain why some code is commented out.
Gabe Black
2008-10-12
X86: Make the MicroPC type 16 bit.
Gabe Black
2008-10-12
X86: Don't fetch in the simple CPU if you're in the ROM.
Gabe Black
2008-10-12
Get rid of old RegContext code.
Gabe Black
2008-10-12
CPU: Make the highest order bit in the micro pc determine if it's combination...
Gabe Black
2008-10-12
CPU: Create a microcode ROM object in the CPU which is defined by the ISA.
Gabe Black
2008-10-12
X86: Fix the ordering of special physical address ranges.
Gabe Black
2008-10-12
X86: Make APICs communicate through the memory system.
Gabe Black
2008-10-12
X86: Make the local APIC accessible through the memory system directly, and m...
Gabe Black
2008-10-12
Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...
Gabe Black
2008-10-12
CPU: Eliminate the get_vec function.
Gabe Black
2008-10-11
CPU: Add a getInterruptController function
Gabe Black
2008-10-11
CPU: Eliminate the simPalCheck funciton.
Gabe Black
2008-10-11
CPU: Eliminate the hwrei function.
Gabe Black
2008-10-09
SimObjects: Clean up handling of C++ namespaces.
Nathan Binkert
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-10-09
O3: Generaize the O3 IMPL class so it isn't split out by ISA.
Gabe Black
2008-10-09
O3: Generaize the O3 dynamic instruction class so it isn't split out by ISA.
Gabe Black
2008-10-09
O3: Generalize the O3 CPU object so it isn't split out by ISA.
Gabe Black
2008-10-09
CPU: Fix where setMicroPC was being called instead of setNextMicroPC.
Gabe Black
2008-09-27
gcc: Add extra parens to quell warnings.
Nathan Binkert
2008-09-26
O3CPU: Fix thread writeback logic.
Kevin Lim
2008-09-26
O3CPU: Add a hack to ensure that nextPC is set correctly after syscalls.
Kevin Lim
2008-09-22
gcc: Version 4.3 is pretty anal about shadowing types, placate it.
Nathan Binkert
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-08-19
CPU: Get rid of two more duplicated CPU params.
Gabe Black
2008-08-18
Changed BaseCPU::ProfileEvent's interval member to be of type Tick. This was ...
Richard Strong
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2008-08-03
sockets: Add a function to disable all listening sockets.
Nathan Binkert
2008-07-15
Use ReadResp instead of LoadLockedResp for LoadLockedReq responses.
Steve Reinhardt
2008-07-01
Remove delVirtPort() and make getVirtPort() only return cached version.
Ali Saidi
2008-07-01
Make the cached virtPort have a thread context so it can do everything that a...
Ali Saidi
2008-07-01
After a checkpoint (and thus a stats reset), the not_idle_fraction/notIdleFra...
Ali Saidi
2008-06-28
Backed out changeset 94a7bb476fca: caused memory leak.
Steve Reinhardt
2008-06-21
Generate more useful error messages for unconnected ports.
Steve Reinhardt
2008-06-18
AtomicSimpleCPU: Separate data stalls from instruction stalls.
Nathan Binkert
2008-06-17
ThreadState: Ensure that kernelStats is properly initialized
Nathan Binkert
2008-06-15
port: Clean up default port setup and port switchover code.
Nathan Binkert
2008-06-12
CPU: Make the simple cpu trace data for loads/stores.
Gabe Black
2008-04-10
SCons: add comments to SConscript documenting bug workaround
Ali Saidi
2008-04-08
SCons: Manually specifying header only directories with Dir() works around th...
Ali Saidi
2008-03-24
Don't FastAlloc MSHRs since we don't allocate them on the fly.
Steve Reinhardt
2008-03-06
O3CPU: Don't call dumpInsts if DEBUG is not defined
Vilas Sridharan
2008-02-27
Add comments in code to describe bug conditions.
Korey Sewell
2008-02-27
Fix Load/Store Queue squashing after a SMT thread is removed but ensuring
Korey Sewell
[next]