index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2015-03-09
cpu: o3: Remove unused code in iew, add assert instead.
Nilay Vaish
2015-03-09
cpu: o3: commit: mark pipeline delay variable as consts
Nilay Vaish
2015-03-09
cpu: o3: remove unused stat variables.
Nilay Vaish
2015-03-09
cpu: o3: combine if with same condition
Nilay Vaish
2015-03-09
cpu: o3: remove member variable squashCounter
Nilay Vaish
2015-03-09
cpu: o3: remove unused function annotateMemoryUnits()
Nilay Vaish
2015-03-02
mem: Move crossbar default latencies to subclasses
Andreas Hansson
2015-03-02
arm: Share a port for the two table walker objects
Andreas Hansson
2015-03-02
cpu: o3 register renaming request handling improved
Rekai
2015-03-02
mem: Split port retry for all different packet classes
Andreas Hansson
2015-03-02
cpu: Add a PC-value to the traffic generator requests
Stephan Diestelhorst
2015-02-16
cpu: TrafficGen sinks snoops without complaining
Andreas Hansson
2015-02-16
arch: Make readMiscRegNoEffect const throughout
Andreas Hansson
2015-02-16
cpu: add support for outputing a protobuf formatted CPU trace
Ali Saidi
2015-02-11
cpu: Tidy up the MemTest and make false sharing more obvious
Andreas Hansson
2015-02-11
sim: Move the BaseTLB to src/arch/generic/
Andreas Sandberg
2015-02-06
cpu: Idle CPU status logic revised
Alexandru Dutu
2015-02-03
cpu: Ensure timing CPU sinks response before sending new request
Andreas Hansson
2015-01-25
arm: always set the IsFirstMicroop flag
Ali Saidi
2015-01-25
sim: Clean up InstRecord
Ali Saidi
2015-01-25
cpu: Remove all notion that we know when the cpu is misspeculating.
Ali Saidi
2015-01-25
cpu: Put all CPU instruction tracers in a single file
Ali Saidi
2015-01-25
cpu: remove legion tracer
Ali Saidi
2015-01-22
mem: Clean up Request initialisation
Andreas Hansson
2015-01-20
cpu: commit probe notification on every microop or macroop
Nikos Nikoleris
2015-01-20
cpu: Fix retry bug in MinorCPU LSQ
Andreas Hansson
2015-01-10
cpu: fix RetiredStores probe point
Nikos Nikoleris
2015-01-03
minor: fixed LSQ MasterPortID
Andrew Lukefahr
2014-12-09
Let other objects set up memory like regions in a KVM VM.
Gabe Black
2014-12-05
cpu: Only check for PC events on instruction boundaries.
Gabe Black
2014-12-02
cpu: Fix retries on barrier/store in Minor's store buffer
Andrew Bardsley
2014-12-02
cpu: Fix memoryIssueLimit checking in Minor
Andrew Bardsley
2014-12-02
cpu, o3: Ignored invalidate causing same-address load reordering
Marco Elver
2014-12-02
cpu: Move packet deallocation to recvTimingResp in the O3 CPU
Stephan Diestelhorst
2014-12-02
mem: Assume all dynamic packet data is array allocated
Andreas Hansson
2014-12-02
mem: Add const getters for write packet data
Andreas Hansson
2014-12-02
mem: Remove null-check bypassing in Packet::getPtr
Andreas Hansson
2014-11-23
kvm, x86: Adding support for SE mode execution
Alexandru Dutu
2014-11-14
arm: Fixes based on UBSan and static analysis
Andreas Hansson
2014-11-12
arm: Fix timing wakeup with LLSC
Ali Saidi
2014-11-06
x86 isa: This patch attempts an implementation at mwait.
Marc Orr
2014-11-06
cpu: Minor Draining Bug
Andrew Lukefahr
2014-10-29
cpu: Add writeback modeling for drain functionality
Mitch Hayenga
2014-10-29
cpu: Add drain check functionality to IEW
Mitch Hayenga
2014-10-29
cpu: Add support to checker for CACHE_BLOCK_ZERO commands.
Ali Saidi
2014-10-29
cpu: Fix barrier push to store buffer when full bug in Minor
Andrew Bardsley
2014-10-20
cpu: o3: corrects base FP and CC register index in removeThread()
Nilay Vaish
2014-10-16
arch: Use shared_ptr for all Faults
Andreas Hansson
2014-10-16
o3: Use shared_ptr for MemDepEntry
Andreas Hansson
2014-10-16
cpu: Probe points for basic PMU stats
Andreas Sandberg
[prev]
[next]