index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2009-02-25
CPU: Implement translateTiming which defers to translateAtomic, and convert t...
Gabe Black
2009-02-25
ISA: Replace the translate functions in the TLBs with translateAtomic.
Gabe Black
2009-02-25
CPU: Get rid of translate... functions from various interface classes.
Gabe Black
2009-02-23
debug: Move debug_break into src/base
Nathan Binkert
2009-02-20
Remove unnecessary building of FreeList/RenameMap in InOrder. Clean-up commen...
Korey Sewell
2009-02-16
Fixes to get prefetching working again.
Steve Reinhardt
2009-02-10
style
Nathan Binkert
2009-02-10
Configs: Add support for the InOrder CPU model
Korey Sewell
2009-02-10
InOrder: Import new inorder CPU model from MIPS.
Korey Sewell
2009-02-10
ExeTrace: Allow subclasses of the tracer to define their own prefix to dump
Korey Sewell
2009-02-10
CPU: Prepare CPU models for the new in-order CPU model.
Korey Sewell
2009-02-01
CPU: Don't always reset the micro pc on faults. Let the faults handle it.
Gabe Black
2009-02-01
X86: Make sure the predecoder is cleared out for interrupts.
Gabe Black
2009-01-30
Config: Cause a fatal() when a parameter without a default value isn't set(FS...
Ali Saidi
2009-01-25
CPU: Add a setCPU function to the interrupt objects.
Gabe Black
2009-01-24
cpu: provide a wakeup mechanism that can be used to pull CPUs out of sleep.
Nathan Binkert
2009-01-21
o3cpu: give a name to the activity recorder for better tracing
Nathan Binkert
2009-01-19
thread_context: move getSystemPtr so SE mode can get to it.
Nathan Binkert
2009-01-13
SCons: centralize the Dir() workaround for newer versions of scons.
Nathan Binkert
2009-01-11
This fix addresses an ill formed if statement that fails
Richard Strong
2009-01-06
Tracing: Make tracing aware of macro and micro ops.
Gabe Black
2008-12-17
Make Alpha pseudo-insts available from SE mode.
Steve Reinhardt
2008-12-16
SPARC: Truncate syscall args and return values appropriately.
Gabe Black
2008-12-06
eventq: use the flags data structure
Nathan Binkert
2008-11-13
CPU: Refactor read/write in the simple timing CPU.
Gabe Black
2008-11-10
O3CPU: Make the instcount debugging stuff per-cpu.
Clint Smullen
2008-11-10
mem: update stuff for changes to Packet and Request
Nathan Binkert
2008-11-09
CPU: Make unaligned accesses work in the timing simple CPU.
Gabe Black
2008-11-09
X86: Make the timing simple CPU handle variable length instructions.
Gabe Black
2008-11-05
Right now a single thread cpu 1 could get assigned context Id != 1, depending
Lisa Hsu
2008-11-04
get rid of all instances of readTid() and getThreadNum(). Unify and eliminate
Lisa Hsu
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
Make it so that all thread contexts are registered with the System, even in
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-27
CPU: The API change to EventWrapper did not get propagated to the entirety o...
Clint Smullen
2008-10-23
s/cpu_id/cpuId in o3 (to be consistent and match style), also fix some typos in
Lisa Hsu
2008-10-21
style: Use the correct m5 style for things relating to interrupts.
Nathan Binkert
2008-10-20
O3CPU: Undo Gabe's changes to remove hwrei and simpalcheck from O3 CPU. Remo...
Ali Saidi
2008-10-12
CPU: Explain why some code is commented out.
Gabe Black
2008-10-12
X86: Make the MicroPC type 16 bit.
Gabe Black
2008-10-12
X86: Don't fetch in the simple CPU if you're in the ROM.
Gabe Black
2008-10-12
Get rid of old RegContext code.
Gabe Black
2008-10-12
CPU: Make the highest order bit in the micro pc determine if it's combination...
Gabe Black
2008-10-12
CPU: Create a microcode ROM object in the CPU which is defined by the ISA.
Gabe Black
2008-10-12
X86: Fix the ordering of special physical address ranges.
Gabe Black
2008-10-12
X86: Make APICs communicate through the memory system.
Gabe Black
2008-10-12
X86: Make the local APIC accessible through the memory system directly, and m...
Gabe Black
2008-10-12
Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...
Gabe Black
2008-10-12
CPU: Eliminate the get_vec function.
Gabe Black
2008-10-11
CPU: Add a getInterruptController function
Gabe Black
[next]
