summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2014-09-03base: Use the global Mersenne twister throughoutAndreas Hansson
2014-05-13mem: Refactor assignment of Packet typesCurtis Dunham
2014-09-03cpu: Fix o3 drain bugMitch Hayenga
2014-04-29arm: use condition code registers for ARM ISACurtis Dunham
2014-09-03cpu: fix bimodal predictor to use correct global history regDam Sunwoo
2014-09-03cpu: Fix cache blocked load behavior in o3 cpuMitch Hayenga
2014-09-03cpu: Fix o3 quiesce fetch bugMitch Hayenga
2014-09-03cpu: Fix SMT scheduling issue with the O3 cpuMitch Hayenga
2014-09-03cpu: Fix incorrect speculative branch predictor behaviorMitch Hayenga
2014-09-03cpu: Add a fetch queue to the o3 cpuMitch Hayenga
2014-09-03cpu: Fix o3 front-end pipeline interlock behaviorMitch Hayenga
2014-09-03cpu: Change writeback modeling for outstanding instructionsMitch Hayenga
2014-09-03arch, cpu: Factor out the ExecContext into a proper base classAndreas Sandberg
2014-09-01mem: change the namespace Message to ProtoMessageNilay Vaish
2014-09-01ruby: eliminate type TimeNilay Vaish
2014-08-13scons: Build the branch predictor for all CPUsAndreas Sandberg
2014-08-13cpu: Don't forward declare RefCountingPtrAndreas Sandberg
2014-08-13cpu: Modernise the branch predictor (STL and C++11)Andreas Hansson
2014-08-10cpu: Ensure the traffic generator suppresses non-memory packetsAndreas Hansson
2014-07-23cpu: `Minor' in-order CPU modelAndrew Bardsley
2014-06-30cpu: implement a bi-mode branch predictorAnthony Gutierrez
2014-06-21o3: make dispatch LSQ full check more selectiveBinh Pham
2014-06-21o3: split load & store queue full cases in renameBinh Pham
2014-05-31style: eliminate equality tests with true and falseSteve Reinhardt
2014-05-23cpu: o3: remove stat totalCommittedInstsNilay Vaish
2014-05-09cpu: Useful getters for ActivityRecorderAndrew Bardsley
2014-05-09cpu: Add flag name printing to StaticInstAndrew Bardsley
2014-05-09cpu: Timebuf const accessorsAndrew Bardsley
2014-05-09arch, arm: Preserve TLB bootUncacheability when switching CPUsGeoffrey Blake
2014-05-09cpu: add more instruction mix statisticsCurtis Dunham
2014-05-09cpu, arm: Allow the specification of a socket fieldAkash Bagdia
2014-04-23cpu: Fix setTranslateLatency() bug for squashed instructionsMitchell Hayenga
2014-04-01cpu: Fix case where o3 lsq could print out uninitialized dataMitch Hayenga
2014-04-23cpu: Add O3 CPU width checksDam Sunwoo
2014-04-19o3: Fix occupancy checks for SMTFaissal Sleiman
2014-04-09kvm, x86: Add initial support for multicore simulationAndreas Sandberg
2014-03-25cpu: o3: lsq: Fix TSO implementationMarco Elver
2014-03-23cpu: DRAM Traffic GeneratorNeha Agarwal
2014-03-23cpu: Add basic check to TrafficGen initial stateStan Czerniawski
2014-03-16kvm: Clean up signal handlingAndreas Sandberg
2014-03-16kvm: x86: Adjust PC to remove the CS segment base addressAndreas Sandberg
2014-03-16kvm: x86: Add support for x86 INIT and STARTUP handlingAndreas Sandberg
2014-03-12alpha: Small removal of dead comments/code from alpha ISAPaul Rosenfeld
2014-03-07cpu: Make CPU and ThreadContext getters constAndreas Hansson
2014-03-07scons: Fixes uninitialized warnings issued by clangMitch Hayenga
2014-03-03kvm: x86: Always assume segments to be usableAndreas Sandberg
2014-03-03kvm: Initialize signal handlers from startupThread()Andreas Sandberg
2014-03-01cpu: Enable fast-forwarding for MIPS InOrderCPU and O3CPUChristopher Torng
2014-02-20kvm: Add support for multi-system simulationAndreas Sandberg
2014-02-09cpu: simple: Add support for using branch predictorsAndreas Sandberg
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 16:53:37 +0000