index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
Age
Commit message (
Expand
)
Author
2012-01-28
Merge with the main repo.
Gabe Black
2012-01-16
Merge yet again with the main repository.
Gabe Black
2012-01-17
MEM: Separate queries for snooping and address ranges
Andreas Hansson
2012-01-17
MEM: Simplify ports by removing EventManager
Andreas Hansson
2012-01-17
CPU: Moving towards a more general port across CPU models
Andreas Hansson
2012-01-17
MEM: Add port proxies instead of non-structural ports
Andreas Hansson
2012-01-12
inorder: MDU deadlock fix
Maximilien Breughe
2012-01-10
DPRINTF: Improve some dprintf messages.
Nilay Vaish
2012-01-09
CPU: Remove Alpha-specific PC alignment check.
Anders Handler
2012-01-09
O3: Remove some asserts that no longer seem to be valid.
Ali Saidi
2012-01-09
O3: Add support of function tracing with O3 CPU.
Ali Saidi
2012-01-09
MAC: Make gem5 compile and run on MacOSX 10.7.2
Andreas Hansson
2012-01-07
Another merge with the main repository.
Gabe Black
2012-01-07
Merge with the main repository again.
Gabe Black
2012-01-07
Merge with main repository.
Gabe Black
2011-12-13
gcc: fix unused variable warnings from GCC 4.6.1
Nathan Binkert
2011-12-01
Output: Add hierarchical output support and cleanup existing codebase.
Chris Emmons
2011-12-01
O3: Remove hardcoded tgts_per_mshr in O3CPU.py.
Chander Sudanthi
2011-12-01
ARM: Add support for having a TLB cache.
Ali Saidi
2011-12-01
O3: Add stat that counts how many cycles the O3 cpu was quiesced.
Ali Saidi
2011-11-18
SE/FS: Get rid of includes of config/full_system.hh.
Gabe Black
2011-11-18
SE/FS: Get rid of FULL_SYSTEM in the CPU directory.
Gabe Black
2011-11-03
Ruby: Remove some unused typedefs
Nilay Vaish
2011-11-02
SE/FS: Get rid of FULL_SYSTEM in sim.
Gabe Black
2011-11-01
SE/FS: Get rid of uses of FULL_SYSTEM in Alpha.
Gabe Black
2011-11-01
SE/FS: Expose the same methods on the CPUs in SE and FS modes.
Gabe Black
2011-10-31
SE/FS: Make the functions available from the TC consistent between SE and FS.
Gabe Black
2011-10-31
GCC: Get everything working with gcc 4.6.1.
Gabe Black
2011-10-30
SE/FS: Make getProcessPtr available in both modes, and get rid of FULL_SYSTEMs.
Gabe Black
2011-10-30
SE/FS: Build the base process class in FS.
Gabe Black
2011-10-16
SE/FS: Include getMemPort in FS.
Gabe Black
2011-10-16
SE/FS: Build/expose vport in SE mode.
Gabe Black
2011-10-16
ARM: Turn on the page table walker on ARM in SE mode.
Gabe Black
2011-10-16
CPU: Make physPort and getPhysPort available in SE mode.
Gabe Black
2011-10-13
X86: Turn on the page table walker in SE mode.
Gabe Black
2011-10-09
SE/FS: Build the Interrupt objects in SE mode.
Gabe Black
2011-09-30
SE/FS: Build the devices in SE mode.
Gabe Black
2011-09-27
O3: Tidy up some DPRINTFs in the LSQ.
Gabe Black
2011-09-27
Faults: Replace calls to genMachineCheckFault with M5PanicFault.
Gabe Black
2011-09-26
LSQ: Moved a couple of lines to enable O3 + Ruby
Nilay Vaish
2011-09-22
event: minor cleanup
Steve Reinhardt
2011-09-19
Syscall: Make the syscall function available in both SE and FS modes.
Gabe Black
2011-09-13
LSQ: Only trigger a memory violation with a load/load if the value changes.
Ali Saidi
2011-09-09
StaticInst: Merge StaticInst and StaticInstBase.
Gabe Black
2011-09-09
Decode: Pull instruction decoding out of the StaticInst class into its own.
Gabe Black
2011-08-19
LSQ: Set store predictor to periodically clear itself as recommended in the s...
Ali Saidi
2011-08-19
Fix bugs due to interaction between SEV instructions and O3 pipeline
Geoffrey Blake
2011-08-19
LSQ: Add some better dprintfs for storeset predictor.
Mrinmoy Ghosh
2011-08-19
LSQ: Fix a few issues with the storeset predictor.
Mrinmoy Ghosh
2011-08-19
O3: Squash the violator and younger instructions instead not all insts.
Giacomo Gabrielli
[next]