summaryrefslogtreecommitdiff
path: root/src/cpu
AgeCommit message (Expand)Author
2007-01-16In the case that we generate a fault (e.g. a tlb miss) on a microcoded instru...Ali Saidi
2007-01-16Fix legion lock code a bit so that if we jump out of a micro coded instructio...Ali Saidi
2007-01-16Modify ISA and staticInst to support a IsFirstMicroOp flagAli Saidi
2007-01-08change when legion-lock causes the simulation to die. It now happens after tw...Ali Saidi
2007-01-03FormattingNathan Binkert
2006-12-30Fix up previous commit to proper logic.Kevin Lim
2006-12-27Merge zizzer:/bk/newmemAli Saidi
2006-12-27Compare legion and m5 tlbs for differencesAli Saidi
2006-12-26Remove some #if FULL_SYSTEMs so MP stuff works even in SE mode.Kevin Lim
2006-12-21styleNathan Binkert
2006-12-20don't use (*activeThreads).begin(), use activeThreads->blah().Nathan Binkert
2006-12-20Merge zizzer.eecs.umich.edu:/bk/newmemNathan Binkert
2006-12-20<scold> Make sure that variables are always initalized! </scold>Nathan Binkert
2006-12-19fix twinx loads a little bitAli Saidi
2006-12-15little fixes i noticed while searching for reason for address range issues (b...Lisa Hsu
2006-12-15Merge zizzer:/bk/sparcfsLisa Hsu
2006-12-15some small general fixes to make everythign work nicely with other ISAs, now ...Lisa Hsu
2006-12-13Merge zizzer:/bk/newmemLisa Hsu
2006-12-13Merge zizzer:/bk/sparcfsLisa Hsu
2006-12-12Merge zizzer:/bk/newmemLisa Hsu
2006-12-12Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-12-12Fix bugs in tlbmap (and thus rangemap since the code is nearly identical)Ali Saidi
2006-12-12Allow for multiple redirects to happen on a single cycle (only the one for th...Kevin Lim
2006-12-12Rename the StaticInst-based (read|set)(Int|Float)Reg methods to (read|set)(In...Steve Reinhardt
2006-12-12Get rid of unused lock code.Steve Reinhardt
2006-12-11Fix up in case a req hasn't yet been generated for this instruction (if there...Kevin Lim
2006-12-11Fix for fetch to use the icache's block size to generate proper access size.Kevin Lim
2006-12-09Allocate the correct number of global registersAli Saidi
2006-12-07get legion/m5 to first tlb miss faultAli Saidi
2006-12-06Fix for MIPS_SE/m5.fast compile.Kevin Lim
2006-12-04reogranize code to split off FS only misc regs with effect into their own fil...Ali Saidi
2006-12-04Legion actually writes to tl-1 in the data structure, so we need to compare c...Ali Saidi
2006-12-04More changes to get SPARC fs closer. Now at 1.2M cycles before differenceAli Saidi
2006-12-02Fixes for MIPS_SE compiling. Regressions seem to work, but Korey should make...Kevin Lim
2006-11-29Merge zizzer:/bk/sparcfsGabe Black
2006-11-29Merge zizzer:/bk/newmemAli Saidi
2006-11-29Add support for mmapped iprs to atomic cpuAli Saidi
2006-11-29Change the connecting of the physPort and virtPort to the memory object below...Kevin Lim
2006-11-24Initial changes to get O3 working with SPARCGabe Black
2006-11-23Use the right constant.Gabe Black
2006-11-22Merge zizzer:/bk/sparcfsGabe Black
2006-11-20Add in checks of more Legion based state, and put in more sophisticated forma...Gabe Black
2006-11-19Update Virtual and Physical ports.Kevin Lim
2006-11-17Make an initialization pass for the thread context and set the [phys,virt]Por...Ron Dreslinski
2006-11-16Merge zower.eecs.umich.edu:/home/gblack/m5/newmemmemopsGabe Black
2006-11-16Fixes for SPARC_FSGabe Black
2006-11-14Merge zizzer:/bk/newmemRon Dreslinski
2006-11-14Various fixes to delete packet and request a little better.Kevin Lim
2006-11-14Make cpu's capable of having a phase shiftRon Dreslinski
2006-11-13Changes needed for a bus from CPU->L1Ron Dreslinski
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-19 17:30:59 +0000