index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
dev
/
Pci.py
Age
Commit message (
Expand
)
Author
2013-07-11
dev: consistently end device classes in 'Device'
Steve Reinhardt
2013-07-11
devices: make more classes derive from BasicPioDevice
Steve Reinhardt
2012-11-02
sim: Include object header files in SWIG interfaces
Andreas Sandberg
2012-11-02
pci: Make Python wrapper cast to the right type
Andreas Sandberg
2012-09-10
Device: Bump PIO and PCI latencies to more reasonable values
Andreas Hansson
2012-08-21
Device: Remove overloaded pio_latency parameter
Andreas Hansson
2012-02-13
MEM: Introduce the master/slave port roles in the Python classes
Andreas Hansson
2012-01-28
Merge with the main repo.
Gabe Black
2012-01-17
MEM: Removing the default port peer from Python ports
Andreas Hansson
2011-10-04
SE/FS: Put platform pointers in fewer objects.
Gabe Black
2009-02-01
Devices: Add support for legacy fixed IO locations in BARs.
Gabe Black
2007-08-16
PCI: Move PCI Configuration data into devices now that we can inherit paramet...
Ali Saidi
2007-05-27
Move SimObject python files alongside the C++ and fix
Nathan Binkert
