summaryrefslogtreecommitdiff
path: root/src/dev/arm/gic_pl390.cc
AgeCommit message (Expand)Author
2016-08-02arm: s/ctx_id/ctx/ the GICCurtis Dunham
2016-08-02arm: bank GIC registers per CPUCurtis Dunham
2016-05-26dev, arm: Add a flag to enable/disable gem5 GIC extensionsAndreas Sandberg
2016-05-06dev, arm: Update GIC to use GICv2 register namingAndreas Sandberg
2015-09-18dev, arm: Add gem5 extensions to support more than 8 coresKarthik Sangaiah
2015-11-11dev, arm: Initialized the iccrpr register in the GICAndreas Sandberg
2015-08-07base: Declare a type for context IDsAndreas Sandberg
2015-07-07sim: Refactor the serialization base classAndreas Sandberg
2015-04-29arch, base, dev, kern, sym: FreeBSD supportRuslan Bukin
2015-03-19arm: Remove the 'magic MSI register' in the GIC (PL390)Matt Evans
2015-02-16arm: Wire up the GIC with the platform in the base classAndreas Sandberg
2014-12-02mem: Remove redundant Packet::allocate callsAndreas Hansson
2014-09-03dev: Avoid invalid sized reads in PL390 with DPRINTF enabledMitch Hayenga
2014-01-24arm: Add support for ARMv8 (AArch64 & AArch32)ARM gem5 Developers
2013-10-31dev: Add support for MSI-X and Capability Lists for ARM and PCI devicesGeoffrey Blake
2013-10-17arm: Add a 'clear PPI' method to gic_pl390Matt Evans
2013-10-17arm: Fix a GIC mask register bugAli Saidi
2013-02-19scons: Fix up numerous warnings about name shadowingAndreas Hansson
2012-10-25arm: Create a GIC base class and make the PL390 derive from itAndreas Sandberg
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 10:25:42 +0000