summaryrefslogtreecommitdiff
path: root/src/dev
AgeCommit message (Expand)Author
2008-05-15Make sure that output files are always checked success before they're used.Ali Saidi
2008-03-25IGbE: Fix bug that limits wire performance a bitAli Saidi
2008-03-25X86: Put an RTC into the CMOS part of the southbridge.Gabe Black
2008-03-25Devices: Separate out the MC146818 RTC so both Alpha and X86 can use it.Gabe Black
2008-03-25X86: Turn #defines into consts.Gabe Black
2008-03-25X86: Start implementing the south bridge stuff.Gabe Black
2008-03-25X86: Change the Opteron platform to be the PC platform.Gabe Black
2008-03-24Don't FastAlloc MSHRs since we don't allocate them on the fly.Steve Reinhardt
2008-02-26X86: Get PCI config space to work, and adjust address space prefix numbering ...Gabe Black
2008-02-10IGbE: Fix a couple of bugs.Ali Saidi
2008-02-06Make the Event::description() a const functionStephen Hines
2007-11-13Add in files from merge-bare-iron, get them compiling in FS and SE modeKorey Sewell
2007-10-31Traceflags: Add SCons function to created a traceflag instead of having one f...Ali Saidi
2007-10-31Base: Rework the way M5 provides and creates random numbers.Ali Saidi
2007-10-07X86: Make an x86 platform object.Gabe Black
2007-10-01CPU: fix sparc_fs booting with SimpleTimingCPU.Ali Saidi
2007-09-28Rename cycles() function to ticks()Ali Saidi
2007-09-24X86: Get X86_FS to compile.Gabe Black
2007-09-12Devices: More fixes to Intel NIC Model.Ali Saidi
2007-08-30Fix miscellaneous small typos.Miles Kaufmann
2007-08-30devices: Avoid using assert() to catch misconfigurationMiles Kaufmann
2007-08-30params: Deprecate old-style constructors; update most SimObject constructors.Miles Kaufmann
2007-08-26Merge with headGabe Black
2007-08-16PCI: Move PCI Configuration data into devices now that we can inherit paramet...Ali Saidi
2007-08-16Devices: Make EtherInts connect in the same way memory ports currently do.Ali Saidi
2007-08-10DMA: Add IOCache and fix bus bridge to optionally only send requests oneAli Saidi
2007-07-26Merge python and x86 changes with cache branchNathan Binkert
2007-07-23Major changes to how SimObjects are created and initialized. Almost allNathan Binkert
2007-07-14Merge of DPRINTF fixes from head.Steve Reinhardt
2007-07-14Fix & tweak DPRINTFs for tracediff w/new cache code.Steve Reinhardt
2007-06-30Can only call makeAtomicResponse() once...Steve Reinhardt
2007-06-30Event descriptions should not end in "event"Steve Reinhardt
2007-06-30Get rid of Packet result field. Error responses areSteve Reinhardt
2007-06-20Make sure all parameters have default values if they'reNathan Binkert
2007-05-27Move SimObject python files alongside the C++ and fixNathan Binkert
2007-05-21Change getDeviceAddressRanges to use bool for snoop arg.Steve Reinhardt
2007-05-20Add new EventWrapper constructor that takes a Tick valueSteve Reinhardt
2007-05-14couple more bug fixes for intel nicAli Saidi
2007-05-14add uglyiness to fix dmasAli Saidi
2007-05-09couple of updates in the intel nicAli Saidi
2007-05-09update for new reschedule semanticsAli Saidi
2007-05-09add a backoff algorithm when nacks are received by devicesAli Saidi
2007-05-01initialize lastTxInt to 0Ali Saidi
2007-04-30fix igbe bugAli Saidi
2007-04-30fix console printing bugAli Saidi
2007-04-30add the ability for the ethernet device to check if the link is busyAli Saidi
2007-04-21fixes for solaris compileAli Saidi
2007-03-29make serialization at least seem to workAli Saidi
2007-03-27some more fixes... non-tso stuff seems to workAli Saidi
2007-03-26first bit of life from the intel gigabit modelAli Saidi
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 20:11:39 +0000