summaryrefslogtreecommitdiff
path: root/src/dev
AgeCommit message (Expand)Author
2007-08-16PCI: Move PCI Configuration data into devices now that we can inherit paramet...Ali Saidi
2007-08-16Devices: Make EtherInts connect in the same way memory ports currently do.Ali Saidi
2007-08-10DMA: Add IOCache and fix bus bridge to optionally only send requests oneAli Saidi
2007-07-26Merge python and x86 changes with cache branchNathan Binkert
2007-07-23Major changes to how SimObjects are created and initialized. Almost allNathan Binkert
2007-07-14Merge of DPRINTF fixes from head.Steve Reinhardt
2007-07-14Fix & tweak DPRINTFs for tracediff w/new cache code.Steve Reinhardt
2007-06-30Can only call makeAtomicResponse() once...Steve Reinhardt
2007-06-30Event descriptions should not end in "event"Steve Reinhardt
2007-06-30Get rid of Packet result field. Error responses areSteve Reinhardt
2007-06-20Make sure all parameters have default values if they'reNathan Binkert
2007-05-27Move SimObject python files alongside the C++ and fixNathan Binkert
2007-05-21Change getDeviceAddressRanges to use bool for snoop arg.Steve Reinhardt
2007-05-20Add new EventWrapper constructor that takes a Tick valueSteve Reinhardt
2007-05-14couple more bug fixes for intel nicAli Saidi
2007-05-14add uglyiness to fix dmasAli Saidi
2007-05-09couple of updates in the intel nicAli Saidi
2007-05-09update for new reschedule semanticsAli Saidi
2007-05-09add a backoff algorithm when nacks are received by devicesAli Saidi
2007-05-01initialize lastTxInt to 0Ali Saidi
2007-04-30fix igbe bugAli Saidi
2007-04-30fix console printing bugAli Saidi
2007-04-30add the ability for the ethernet device to check if the link is busyAli Saidi
2007-04-21fixes for solaris compileAli Saidi
2007-03-29make serialization at least seem to workAli Saidi
2007-03-27some more fixes... non-tso stuff seems to workAli Saidi
2007-03-26first bit of life from the intel gigabit modelAli Saidi
2007-03-22finish up the coding of the Intel Gb NIC... Many Many bugs to squashAli Saidi
2007-03-15add all the registers we'll need to support for the Intel GbE device and supp...Ali Saidi
2007-03-13fix interrupting during a quisce on sparcAli Saidi
2007-03-10Rework the way SCons recurses into subdirectories, making itNathan Binkert
2007-03-10Compilation fixGabe Black
2007-03-09implement ipi stufff for SPARCAli Saidi
2007-03-06Move all of the parameters of the Root SimObject so they areNathan Binkert
2007-03-03add a sparc fs regressionAli Saidi
2007-03-03Add Iob and remove the fake deviceAli Saidi
2007-03-03Implement Niagara I/O interface and rework interruptsAli Saidi
2007-02-21Get rid of the ConsoleListener SimObject and just fold theNathan Binkert
2007-02-21Make sure that all variables in the NSGigE device model areNathan Binkert
2007-02-13Make mulitple consoles work and be distinguishable from each otherAli Saidi
2007-02-07Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmemSteve Reinhardt
2007-02-07Make memory commands dense again to avoid cache stat table explosion.Steve Reinhardt
2007-02-06more fp fixesAli Saidi
2007-01-30Make SPARC checkpointing workAli Saidi
2007-01-29timegm() is a gnuism... replace with the code from the timegm() man pageAli Saidi
2007-01-28Stick the conversion of python to unix time with all ofNathan Binkert
2007-01-26Merge zizzer:/bk/newmemAli Saidi
2007-01-26Merge zeep.pool:/z/saidi/work/m5.newmemAli Saidi
2007-01-26make our code a little more standards compliantAli Saidi
2007-01-25Instead of passing an int to represent time between python and C++Nathan Binkert
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-07 04:08:48 +0000