index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
kern
/
linux
/
events.cc
Age
Commit message (
Expand
)
Author
2015-10-10
sim: Don't quiesce UDelayEvents with 0 latency
Joel Hestness
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-04-15
includes: sort all includes
Nathan Binkert
2011-04-04
ARM: Fix multiplication error in udelay
Ali Saidi
2011-03-17
ARM: Detect and skip udelay() functions in linux kernel.
Ali Saidi
2011-03-17
O3: Send instruction back to fetch on squash to seed predecoder correctly.
Ali Saidi
2010-09-10
style: fix sorting of includes and whitespace in some files
Nathan Binkert
2007-08-01
Arguments: Get rid of duplicate code for the Arguments class in each architec...
Ali Saidi
2007-05-01
change the way dprintf works so the cache accesses required to fulfill the dp...
Ali Saidi
2007-04-30
always skip the debugprintf function (DebugPrintf traceflag shouldn't matter)...
Ali Saidi
2006-11-06
Took the Alpha prefix off of AlphaArguments, and made sure it was being used ...
Gabe Black
2006-06-17
Add myself to list of authors
Nathan Binkert
2006-06-06
Change ExecContext to ThreadContext. This is being renamed to differentiate ...
Kevin Lim
2006-05-31
Updated Authors from bk prs info
Ali Saidi
2006-05-22
New directory structure:
Steve Reinhardt