index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
bridge.hh
Age
Commit message (
Expand
)
Author
2008-02-06
Make the Event::description() a const function
Stephen Hines
2007-08-26
Merge with head
Gabe Black
2007-08-10
DMA: Add IOCache and fix bus bridge to optionally only send requests one
Ali Saidi
2007-07-26
Merge python and x86 changes with cache branch
Nathan Binkert
2007-07-23
Major changes to how SimObjects are created and initialized. Almost all
Nathan Binkert
2007-06-30
Event descriptions should not end in "event"
Steve Reinhardt
2007-06-30
Get rid of Packet result field. Error responses are
Steve Reinhardt
2007-05-21
Change getDeviceAddressRanges to use bool for snoop arg.
Steve Reinhardt
2007-05-15
hopefully the final hacky change to make the bus bridge work ok
Ali Saidi
2007-05-14
add uglyiness to fix dmas
Ali Saidi
2007-05-13
fix handling of atomic packets
Ali Saidi
2007-05-09
add a backoff algorithm when nacks are received by devices
Ali Saidi
2007-05-07
the bridge never returns false when recvTiming() is called on its ports now, ...
Ali Saidi
2007-05-07
fix partial writes with a functional memory hack
Ali Saidi
2006-10-20
Use PacketPtr everywhere
Nathan Binkert
2006-08-14
Fix up doxygen.
Steve Reinhardt
2006-06-13
Move SimObject creation and Port connection loops
Steve Reinhardt
2006-05-31
Updated Authors from bk prs info
Ali Saidi
2006-05-30
Add a very poor implementation of dealing with retries on timing requests. It...
Ali Saidi
2006-05-26
Reorganize bridge as pair of cooperating ports.
Steve Reinhardt
2006-05-26
Add names to memory Port objects for tracing.
Steve Reinhardt
2006-05-22
New directory structure:
Steve Reinhardt