index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
bus.cc
Age
Commit message (
Expand
)
Author
2012-09-21
Mem: Tidy up bus member variables types
Andreas Hansson
2012-09-20
bus: removed outdated warn regarding 64 B block sizes
Anthony Gutierrez
2012-09-19
AddrRange: Transition from Range<T> to AddrRange
Andreas Hansson
2012-08-21
Clock: Move the clock and related functions to ClockedObject
Andreas Hansson
2012-08-15
O3,ARM: fix some problems with drain/switchout functionality and add Drain DP...
Anthony Gutierrez
2012-07-09
Bus: Split the bus into separate request/response layers
Andreas Hansson
2012-07-09
Bus: Add a notion of layers to the buses
Andreas Hansson
2012-07-09
Bus: Replace tickNextIdle and inRetry with a state variable
Andreas Hansson
2012-07-09
Port: Make getAddrRanges const
Andreas Hansson
2012-07-09
Port: Add getAddrRanges to master port (asking slave port)
Andreas Hansson
2012-07-09
Port: Move retry from port base class to Master/SlavePort
Andreas Hansson
2012-05-31
Bus: Split the bus into a non-coherent and coherent bus
Andreas Hansson
2012-05-30
Bus: Remove redundant packet parameter from isOccupied
Andreas Hansson
2012-05-30
Bus: Turn the PortId into a transport function parameter
Andreas Hansson
2012-05-30
Packet: Unify the use of PortID in packet and port
Andreas Hansson
2012-05-08
MEM: Do not forward uncacheable to bus snoopers
Andreas Hansson
2012-05-01
MEM: Separate requests and responses for timing accesses
Andreas Hansson
2012-04-25
MEM: Use base class Master/SlavePort pointers in the bus
Andreas Hansson
2012-04-25
MEM: Add the PortId type and a corresponding id field to Port
Andreas Hansson
2012-04-14
MEM: Remove the Broadcast destination from the packet
Andreas Hansson
2012-04-14
MEM: Separate snoops and normal memory requests/responses
Andreas Hansson
2012-03-30
MEM: Introduce the master/slave port sub-classes in C++
William Wang
2012-03-22
MEM: Unify bus access methods and prepare for master/slave split
Andreas Hansson
2012-02-24
MEM: Move port creation to the memory object(s) construction
Andreas Hansson
2012-02-24
MEM: Fatal when no port can be found for an address
Andreas Hansson
2012-02-09
MEM: Remove onRetryList from BusPort and rely on retryList
Andreas Hansson
2012-01-31
CheckerCPU: Re-factor CheckerCPU to be compatible with current gem5
Geoffrey Blake
2012-01-17
MEM: Make the bus default port yet another port
Andreas Hansson
2012-01-17
MEM: Remove the functional ports from the memory system
William Wang
2012-01-17
MEM: Separate queries for snooping and address ranges
Andreas Hansson
2012-01-17
MEM: Remove Port removeConn and MemObject deletePortRefs
Andreas Hansson
2012-01-09
mem: Change DPRINTF prints more useful destination port number.
Min Kyu Jeong
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-01-07
Replace curTick global variable with accessor functions.
Steve Reinhardt
2010-08-17
bus: clean up default responder code.
Steve Reinhardt
2009-10-03
bus: add assertion to catch illegal retry
Steve Reinhardt
2009-06-04
types: clean up types, especially signed vs unsigned
Nathan Binkert
2008-07-16
mem: use single BadAddr responder per system.
Steve Reinhardt
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-07-15
Add missing newlines to Bus DPRINTFs.
Steve Reinhardt
2008-06-28
Automated merge after backout.
Steve Reinhardt
2008-06-28
Backed out changeset 94a7bb476fca: caused memory leak.
Steve Reinhardt
2008-06-21
Make bus address conflict error more informative
Steve Reinhardt
2008-06-21
Generate more useful error messages for unconnected ports.
Steve Reinhardt
2008-03-17
Restructure bus timing calcs to cope with pkt being deleted by target.
Steve Reinhardt
2008-02-26
Bus: Fix the bus timing to be more realistic.
Gabe Black
2008-02-10
Bus: Only update port cache when there is an item to update it with.
Nicolas Zea
2008-02-06
Make the Event::description() a const function
Stephen Hines
2008-01-02
Bug fix: functional cache port now needs otherPort set.
Steve Reinhardt
2007-09-16
mem: clean up bus/cache DPRINTFs a bit
Steve Reinhardt
[next]