index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
Cache.py
Age
Commit message (
Expand
)
Author
2019-05-08
mem-cache: Add compression and decompression calls
Daniel R. Carvalho
2019-04-28
mem: Minimize the use of MemObject.
Gabe Black
2019-02-12
python: Don't assume SimObjects live in the global namespace
Andreas Sandberg
2018-10-18
mem: Add write coalescing and write-no-allocate to the caches
Nikos Nikoleris
2018-05-31
mem-cache: Add a non-coherent cache
Nikos Nikoleris
2018-05-31
mem-cache: Adopt a more sensible cache class hierarchy
Nikos Nikoleris
2018-03-22
mem-cache: Split array indexing and replacement policies.
Daniel R. Carvalho
2018-02-08
mem-cache: Make cache warmup percentage a parameter.
Daniel R. Carvalho
2016-11-30
mem: Split the hit_latency into tag_latency and data_latency
Sophiane Senni
2016-02-10
mem: Deduce if cache should forward snoops
Andreas Hansson
2015-11-06
mem: Add an option to perform clean writebacks from caches
Andreas Hansson
2015-11-06
mem: Add cache clusivity
Andreas Hansson
2015-08-21
mem: Add explicit Cache subclass and make BaseCache abstract
Andreas Hansson