index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
base_cache.hh
Age
Commit message (
Expand
)
Author
2006-10-06
Remove threadnum from cache everywhere for now
Ron Dreslinski
2006-10-05
Fixes for functional accesses to use the snoop path.
Ron Dreslinski
2006-10-05
First pass at snooping stuff that compiles and doesn't break.
Ron Dreslinski
2006-08-16
Fixes for blocking in the caches that needed to be pulled
Ron Dreslinski
2006-08-15
Merge zizzer:/z/m5/Bitkeeper/newmem
Ron Dreslinski
2006-08-15
Some changes to support blocking in the caches
Ron Dreslinski
2006-08-14
Fix up doxygen.
Steve Reinhardt
2006-07-07
Fix address range calculation. Still need bus to handle snoop ranges.
Ron Dreslinski
2006-07-06
Timing cache works for hello world test.
Ron Dreslinski
2006-07-06
Now timing reads work in single level of cache with simple cpu
Ron Dreslinski
2006-06-30
Fix the packet data allocation methods. Small fixes from changesets after my...
Ron Dreslinski
2006-06-28
Backing in more changsets, getting closer to compile
Ron Dreslinski
2006-06-28
Was having difficulty with merging the cache, reverted to an early version an...
Ron Dreslinski
