index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
blk.hh
Age
Commit message (
Expand
)
Author
2018-07-25
mem-cache: TempCacheBlk allocates and destroys its own data
Robert Kovacsics
2018-06-20
mem-cache: Fix TempCacheBlock insert
Jason Lowe-Power
2018-06-15
mem-cache: Initialize CacheBlk data pointer
Daniel R. Carvalho
2018-06-13
mem-cache: Create Sector Cache
Daniel R. Carvalho
2018-06-11
misc: Using smart pointers for memory Requests
Giacomo Travaglini
2018-06-01
mem-cache: Create an address aware TempCacheBlk
Daniel R. Carvalho
2018-05-31
mem-cache: Replace block visitor with std::function
Nikos Nikoleris
2018-05-31
mem-cache: Fix include directives in the cache related classes
Nikos Nikoleris
2018-05-17
mem-cache: Remove isTouched field from the CacheBlk
Nikos Nikoleris
2018-05-08
mem-cache: Create block insertion function
Daniel R. Carvalho
2018-05-03
mem-cache: ReplacementPolicy specific replacement data
Daniel R. Carvalho
2018-03-30
mem-cache: Create BRRIP replacement policy
Daniel R. Carvalho
2018-03-22
mem-cache: Split array indexing and replacement policies.
Daniel R. Carvalho
2018-03-07
mem-cache: Make the block invalidate functions virtual
Nikos Nikoleris
2018-03-07
mem-cache: Make invalidate a common function between tag classes
Nikos Nikoleris
2017-02-21
mem: Remove unused size field from the CacheBlk class
Nikos Nikoleris
2017-02-21
mem: Remove the unused asid field from the CacheBlk class
Nikos Nikoleris
2015-08-10
mem, cpu: Add assertions to snoop invalidation logic
Stephan Diestelhorst
2016-02-15
mem: Avoid using invalid iterator in cache lock list traversal
Andreas Hansson
2016-02-10
mem: Be less conservative in clearing load locks in the cache
Andreas Hansson
2015-12-31
mem: Make cache terminology easier to understand
Andreas Hansson
2015-08-07
base: Declare a type for context IDs
Andreas Sandberg
2015-07-30
mem: Make caches way aware
David Guillen-Fandos
2015-07-30
mem: Tidy up CacheBlk class
Andreas Hansson
2015-05-05
mem: Remove templates in cache model
David Guillen
2014-12-02
mem: Remove WriteInvalidate support
Curtis Dunham
2014-06-27
mem: write streaming support via WriteInvalidate promotion
Curtis Dunham
2014-05-13
cpu, mem: Make software prefetches non-blocking
Curtis Dunham
2014-04-01
mem: Don't print out the data of a cache block
Mitch Hayenga
2014-01-24
mem: Add support for a security bit in the memory system
Giacomo Gabrielli
2014-01-24
mem: per-thread cache occupancy and per-block ages
Dam Sunwoo
2013-04-22
mem: Adding verbose debug output in the memory system
Uri Wiener
2013-01-08
mem: Make LL/SC locks fine grained
Mitch Hayenga
2012-11-02
mem: Add support for writing back and flushing caches
Andreas Sandberg
2012-09-11
Cache: Split invalidateBlk up to seperate block vs. tags
Lena Olson
2012-02-12
mem: fix cache stats to use request ids correctly
Dam Sunwoo
2011-04-15
includes: sort all includes
Nathan Binkert
2011-02-23
Includes: Don't include isa_traits.hh and use the TheISA namespace unless rea...
Ali Saidi
2011-01-07
Replace curTick global variable with accessor functions.
Steve Reinhardt
2010-02-23
cache: Make caches sharing aware and add occupancy stats.
Lisa Hsu
2010-02-23
cache: pull CacheSet out of LRU so that other tags can use associative sets.
Lisa Hsu
2009-06-04
types: clean up types, especially signed vs unsigned
Nathan Binkert
2009-04-19
Mem: Change isLlsc to isLLSC.
Gabe Black
2009-04-19
Memory: Rename LOCKED for load locked store conditional to LLSC.
Gabe Black
2009-02-16
Fixes to get prefetching working again.
Steve Reinhardt
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-02-26
Revamp cache timing access mshr check to make stats sane again.
Steve Reinhardt
2008-02-10
Rename cache files for brevity and consistency with rest of tree.
Steve Reinhardt