summaryrefslogtreecommitdiff
path: root/src/mem/cache/cache_impl.hh
AgeCommit message (Expand)Author
2009-05-17includes: sort includes againNathan Binkert
2009-05-17types: Move stuff for global types into src/base/types.hhNathan Binkert
2008-07-16mem: use single BadAddr responder per system.Steve Reinhardt
2009-04-19Mem: Change isLlsc to isLLSC.Gabe Black
2009-04-19Memory: Rename LOCKED for load locked store conditional to LLSC.Gabe Black
2009-03-11cache: set dirty bit on swaps (oops!)Steve Reinhardt
2009-02-16Fixes to get prefetching working again.Steve Reinhardt
2008-11-10Cache: Refactor packet forwarding a bit.Steve Reinhardt
2008-11-04decouple eviction from insertion in the cache.Lisa Hsu
2008-11-04Change the findBlock(addr, lat) to accessBlock, which I think has better conn...Lisa Hsu
2008-11-04get rid of all instances of readTid() and getThreadNum(). Unify and eliminateLisa Hsu
2008-10-09eventq: convert all usage of events to use the new API.Nathan Binkert
2008-06-28Backed out changeset 94a7bb476fca: caused memory leak.Steve Reinhardt
2008-06-21Generate more useful error messages for unconnected ports.Steve Reinhardt
2008-06-13Get rid of bogus cache assertion.Steve Reinhardt
2008-03-25Fix handling of writeback-induced writebacks in atomic mode.Steve Reinhardt
2008-03-24Don't FastAlloc MSHRs since we don't allocate them on the fly.Steve Reinhardt
2008-03-22Fix cache problem with writes to tempBlockSteve Reinhardt
2008-03-17Fix a few Packet memory leaks.Steve Reinhardt
2008-03-15Fix subtle cache bug where read could return stale dataSteve Reinhardt
2008-02-26Revamp cache timing access mshr check to make stats sane again.Steve Reinhardt
2008-02-26Cache: better comments particularly regarding writeback situation.Steve Reinhardt
2008-02-16Make L2+ caches allocate new block for writeback missesSteve Reinhardt
2008-02-10Fix #include lines for renamed cache files.Steve Reinhardt
2008-01-06Temporary fix for ll/sc bug see flyspray task for more info:Geoffrey Blake
2008-01-02Add ReadRespWithInvalidate to handle multi-level coherence situationSteve Reinhardt
2008-01-02Don't DPRINTF in the middle of a PrintReq.Steve Reinhardt
2008-01-02Add functional PrintReq command for memory-system debugging.Steve Reinhardt
2008-01-02Fix formatting and comments in cache_impl.hhSteve Reinhardt
2007-11-16Tweak check for writable block fill.Steve Reinhardt
2007-09-16mem: clean up bus/cache DPRINTFs a bitSteve Reinhardt
2007-08-30params: Deprecate old-style constructors; update most SimObject constructors.Miles Kaufmann
2007-08-26Merge with headGabe Black
2007-08-12MemorySystem: Fix the use of ?: to produce correct results.Ali Saidi
2007-08-10DMA: Add IOCache and fix bus bridge to optionally only send requests oneAli Saidi
2007-07-29memory system: fix functional access bug.Steve Reinhardt
2007-07-27cache/memtest: fixes for functional accesses.Steve Reinhardt
2007-07-27cache: Get rid of unused variable.Steve Reinhardt
2007-07-26Have owner respond to UpgradeReq to avoid race.Steve Reinhardt
2007-07-26Add downward express snoops for invalidations.Steve Reinhardt
2007-07-26Continue snooping after a writeback is encountered.Steve Reinhardt
2007-07-25Can't block on memInhibit packetsSteve Reinhardt
2007-07-23A couple more minor bug fixes for multilevel coherence.Steve Reinhardt
2007-07-22Replace lowerMSHRPending flag with more robust schemeSteve Reinhardt
2007-07-22Replace DeferredSnoop flag with LowerMSHRPending flag.Steve Reinhardt
2007-07-22A few minor non-debug compilation issues.Steve Reinhardt
2007-07-21Deal with invalidations intersecting outstanding upgrades.Steve Reinhardt
2007-07-21Several more fixes for multi-level timing coherence.Steve Reinhardt
2007-07-17Forward cache-to-cache responses through other caches.Steve Reinhardt
2007-07-15Fix up a bunch of multilevel coherence issues.Steve Reinhardt
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-07 21:39:13 +0000