index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
cache_impl.hh
Age
Commit message (
Expand
)
Author
2007-06-26
Revamp replacement-of-upgrade handling.
Steve Reinhardt
2007-06-26
Handle deferred snoops better.
Steve Reinhardt
2007-06-26
cache_impl.hh:
Steve Reinhardt
2007-06-26
Handle replacement of block with pending upgrade.
Steve Reinhardt
2007-06-25
Couple minor bug fixes...
Steve Reinhardt
2007-06-25
Get rid of requestCauses. Use timestamped queue to make
Steve Reinhardt
2007-06-24
Better handling of deferred targets.
Steve Reinhardt
2007-06-22
Fixes to hitLatency, blocking, buffer allocation.
Steve Reinhardt
2007-06-21
Getting closer...
Steve Reinhardt
2007-06-17
More major reorg of cache. Seems to work for atomic mode now,
Steve Reinhardt
2007-05-22
Fix getDeviceAddressRanges() to get snooping right.
Steve Reinhardt
2007-05-22
Another pass of minor changes in preparation for new protocol.
Steve Reinhardt
2007-05-18
First set of changes for reorganized cache coherence support.
Steve Reinhardt
2007-05-14
Merge vm1.(none):/home/stever/bk/newmem-head
Steve Reinhardt
2007-05-14
add uglyiness to fix dmas
Ali Saidi
2007-05-13
Split BaseCache::CacheEvent into RequestEvent and ResponseEvent.
Steve Reinhardt
2007-05-09
add a backoff algorithm when nacks are received by devices
Ali Saidi
2007-04-04
The MemoryObject tha owns a port should delete it if it so chooses when delet...
Ali Saidi
2007-03-28
Call compare and Swap on the target, not the response.
Ron Dreslinski
2007-03-27
Merge zizzer:/bk/newmem
Ron Dreslinski
2007-03-27
First Pass At Cmp/Swap in caches
Ron Dreslinski
2007-03-23
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2007-03-23
3 memory system fixes:
Kevin Lim
2007-03-12
Clean up more memory leaks
Ron Dreslinski
2007-03-12
Fix some of the memory leaks related to writebacks
Ron Dreslinski
2007-03-08
stop m5 from leaking like a sieve
Ali Saidi
2007-02-12
rename store conditional stuff as extra data so it can be used for conditiona...
Ali Saidi
2007-02-07
Merge zizzer.eecs.umich.edu:/bk/newmem
Steve Reinhardt
2007-02-07
Make memory commands dense again to avoid cache stat table explosion.
Steve Reinhardt
2007-02-06
Fix for LL/SC that Ron sent me.
Kevin Lim
2007-01-26
make our code a little more standards compliant
Ali Saidi
2006-12-18
Streamline Cache/Tags interface: get rid of redundant functions,
Steve Reinhardt
2006-12-18
No need to template prefetcher on cache TagStore type.
Steve Reinhardt
2006-12-18
Get rid of generic CacheTags object (fold back into Cache).
Steve Reinhardt
2006-12-13
Split CachePort class into CpuSidePort and MemSidePort
Steve Reinhardt
2006-12-04
Turn cache MissQueue/BlockingBuffer into virtual object
Steve Reinhardt
2006-11-22
Do a functional access to levels above on a read as a temporary solution for ...
Ron Dreslinski
2006-11-12
Handle packets being deleted by lower level properly.
Ron Dreslinski
2006-11-12
Move code before a early return to make sure it is executed on all paths
Ron Dreslinski
2006-11-12
Yet another small bug in mem system related to flow control
Ron Dreslinski
2006-11-10
More fixes for functional accesses. It now makes the writeback memory leak t...
Ron Dreslinski
2006-10-22
Clean up cache DPRINTFs
Steve Reinhardt
2006-10-22
s/pktuest/request/ (all in comments)
Steve Reinhardt
2006-10-21
Small bug fixes for timing LL/SC. Better now but
Steve Reinhardt
2006-10-21
Just give up if a store conditional misses completely
Steve Reinhardt
2006-10-20
Merge zizzer:/bk/newmem
Ron Dreslinski
2006-10-20
Use fixPacket function everywhere.
Ron Dreslinski
2006-10-20
Use PacketPtr everywhere
Nathan Binkert
2006-10-19
Fix corner case on assertion.
Ron Dreslinski
2006-10-19
Fix memtester to use functional access, fix cache to work functionally now th...
Ron Dreslinski
[next]