| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2018-05-31 | mem-cache: Add a non-coherent cache | Nikos Nikoleris | |
| The class re-uses the existing MSHR and write queue. At the moment every single access is handled by the cache, even uncacheable accesses, and nothing is forwarded. This is a modified version of a changeset put together by Andreas Hansson <andreas.hansson@arm.com> Change-Id: I41f7f9c2b8c7fa5ec23712a4446e8adb1c9a336a Reviewed-on: https://gem5-review.googlesource.com/8291 Maintainer: Nikos Nikoleris <nikos.nikoleris@arm.com> Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br> | |||
 |
index : gem5 | |
| gem5 |
| summaryrefslogtreecommitdiff |