index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
prefetch
/
base.hh
Age
Commit message (
Expand
)
Author
2014-09-09
misc: Fix a number of unitialised variables and members
Andreas Hansson
2014-01-29
mem: prefetcher: add options, support for unaligned addresses
Mitch Hayenga ext:(%2C%20Amin%20Farmahini%20%3Caminfar%40gmail.com%3E)
2014-01-24
mem: Add support for a security bit in the memory system
Giacomo Gabrielli
2013-02-19
mem: Add deferred packet class to prefetcher
Andreas Hansson
2012-10-15
Mem: Use cycles to express cache-related latencies
Andreas Hansson
2012-02-12
mem: Add a master ID to each request object.
Ali Saidi
2012-02-12
prefetcher: Make prefetcher a sim object instead of it being a parameter on c...
Mrinmoy Ghosh
2009-09-26
Force prefetches to check cache and MSHRs immediately prior to issue.
Steve Reinhardt
2009-06-04
types: clean up types, especially signed vs unsigned
Nathan Binkert
2009-03-05
stats: Fix all stats usages to deal with template fixes
Nathan Binkert
2009-02-16
Fixes to get prefetching working again.
Steve Reinhardt
2008-02-10
Rename cache files for brevity and consistency with rest of tree.
Steve Reinhardt
