index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
prefetch
/
stride.hh
Age
Commit message (
Expand
)
Author
2016-04-07
mem: Add priority to QueuedPrefetcher
Rekai Gonzalez Alberquilla
2015-10-12
misc: Remove redundant compiler-specific defines
Andreas Hansson
2015-03-27
mem: Support any number of master-IDs in stride prefetcher
Stephan Diestelhorst
2014-12-23
mem: Rework the structuring of the prefetchers
Mitch Hayenga
2014-01-29
mem: Add additional tolerance to stride prefetcher
Mitch Hayenga
2014-01-29
mem: Allowed tagged instruction prefetching in stride prefetcher
Mitch Hayenga
2014-01-24
mem: Add support for a security bit in the memory system
Giacomo Gabrielli
2012-10-15
Mem: Use cycles to express cache-related latencies
Andreas Hansson
2012-02-12
prefetcher: Make prefetcher a sim object instead of it being a parameter on c...
Mrinmoy Ghosh
2011-04-15
includes: sort all includes
Nathan Binkert
2009-02-16
Fixes to get prefetching working again.
Steve Reinhardt
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-02-10
Fix #include lines for renamed cache files.
Steve Reinhardt
2008-02-10
Rename cache files for brevity and consistency with rest of tree.
Steve Reinhardt