index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
tags
/
base.cc
Age
Commit message (
Expand
)
Author
2014-10-16
mem: Dynamically determine page bytes in memory components
Andreas Hansson
2014-09-09
misc: Fix a number of unitialised variables and members
Andreas Hansson
2014-01-24
Cache: Collect very basic stats on tag and data accesses
Timothy M. Jones
2014-01-24
mem: per-thread cache occupancy and per-block ages
Dam Sunwoo
2013-09-04
arch: Resurrect the NOISA build target and rename it NULL
Andreas Hansson
2013-06-27
mem: Reorganize cache tags and make them a SimObject
Prakash Ramrakhyani
2012-02-12
mem: fix cache stats to use request ids correctly
Dam Sunwoo
2011-04-19
stats: rename stats so they can be used as python expressions
Nathan Binkert
2011-04-15
includes: sort all includes
Nathan Binkert
2010-02-24
cache stats: account for writebacks and/or device occupancy in the cache.
Lisa Hsu
2010-02-23
cache: Make caches sharing aware and add occupancy stats.
Lisa Hsu
2008-02-10
Fix #include lines for renamed cache files.
Steve Reinhardt
2008-02-10
Rename cache files for brevity and consistency with rest of tree.
Steve Reinhardt