index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
/
tags
/
base.hh
Age
Commit message (
Expand
)
Author
2015-08-21
arm, mem: Remove unused CLEAR_LL request flag
Andreas Hansson
2015-07-30
mem: Make caches way aware
David Guillen-Fandos
2015-05-05
mem: Remove templates in cache model
David Guillen
2015-02-11
mem: Clarify usage of latency in the cache
Marco Balboni
2014-01-24
Cache: Collect very basic stats on tag and data accesses
Timothy M. Jones
2014-01-24
mem: per-thread cache occupancy and per-block ages
Dam Sunwoo
2013-06-27
mem: Reorganize cache tags and make them a SimObject
Prakash Ramrakhyani
2013-04-22
mem: Adding verbose debug output in the memory system
Uri Wiener
2012-11-02
mem: Add support for writing back and flushing caches
Andreas Sandberg
2012-02-12
mem: fix cache stats to use request ids correctly
Dam Sunwoo
2011-04-15
includes: sort all includes
Nathan Binkert
2010-08-23
MEM: Make CLREX a first class request operation and clear locks in caches whe...
Gene Wu
2010-02-23
cache: Make caches sharing aware and add occupancy stats.
Lisa Hsu
2009-03-05
stats: Fix all stats usages to deal with template fixes
Nathan Binkert
2008-02-10
Rename cache files for brevity and consistency with rest of tree.
Steve Reinhardt