summaryrefslogtreecommitdiff
path: root/src/mem/cache/tags
AgeCommit message (Expand)Author
2016-06-06sim: Call regStats of base-class as wellStephan Diestelhorst
2016-05-26mem: fix headers include order in the cache related classesNikos Nikoleris
2016-05-26mem: change NULL to nullptr in the cache related classesNikos Nikoleris
2016-05-26mem: fix the line length in the cache related classesNikos Nikoleris
2015-11-06misc: Appease clang static analyzerAndreas Hansson
2015-10-12misc: Add explicit overrides and fix other clang >= 3.5 issuesAndreas Hansson
2015-10-12misc: Remove redundant compiler-specific definesAndreas Hansson
2015-09-04mem: Tidy up CacheSetAndreas Hansson
2015-08-21arm, mem: Remove unused CLEAR_LL request flagAndreas Hansson
2015-07-30mem: Make caches way awareDavid Guillen-Fandos
2015-05-05mem: Remove templates in cache modelDavid Guillen
2015-02-11mem: Clarify usage of latency in the cacheMarco Balboni
2014-10-16mem: Dynamically determine page bytes in memory componentsAndreas Hansson
2014-09-19misc: Remove assertions ensuring unsigned values >= 0Andreas Hansson
2014-09-09misc: Fix a number of unitialised variables and membersAndreas Hansson
2014-08-13mem: Properly set cache block status fields on writebacksMitch Hayenga
2014-07-28mem: refactor LRU cache tags and add random replacement tagsAnthony Gutierrez
2014-01-28mem: Remove redundant findVictim() input argumentAmin Farmahini
2014-01-24mem: Add support for a security bit in the memory systemGiacomo Gabrielli
2014-01-24Cache: Collect very basic stats on tag and data accessesTimothy M. Jones
2014-01-24mem: per-thread cache occupancy and per-block agesDam Sunwoo
2013-09-04arch: Resurrect the NOISA build target and rename it NULLAndreas Hansson
2013-07-18mem: Set the cache line size on a system levelAndreas Hansson
2013-06-27mem: Reorganize cache tags and make them a SimObjectPrakash Ramrakhyani
2013-04-22mem: Adding verbose debug output in the memory systemUri Wiener
2013-02-19scons: Fix up numerous warnings about name shadowingAndreas Hansson
2013-01-07mem: Remove the IIC replacement policyAndreas Sandberg
2012-11-02mem: Add support for writing back and flushing cachesAndreas Sandberg
2012-11-02sim: Include object header files in SWIG interfacesAndreas Sandberg
2012-10-15Fix: Address a few minor issues identified by cppcheckAndreas Hansson
2012-10-15Mem: Use cycles to express cache-related latenciesAndreas Hansson
2012-09-25MEM: Put memory system document into doxygenDjordje Kovacevic
2012-09-11clang: Fix issues identified by the clang static analyzerAndreas Hansson
2012-09-11Cache: Split invalidateBlk up to seperate block vs. tagsLena Olson
2012-09-07Param: Transition to Cycles for relevant parametersAndreas Hansson
2012-07-09Fix: Address a few benign memory leaksAndreas Hansson
2012-06-29Cache: Fix the LRU policy for classic memory hierarchyLena Olson
2012-04-14MEM: Remove the Broadcast destination from the packetAndreas Hansson
2012-02-12mem: fix cache stats to use request ids correctlyDam Sunwoo
2012-02-12mem: Add a master ID to each request object.Ali Saidi
2012-01-31clang: Enable compiling gem5 using clang 2.9 and 3.0Koan-Sin Tan
2011-10-31GCC: Get everything working with gcc 4.6.1.Gabe Black
2011-06-02scons: rename TraceFlags to DebugFlagsNathan Binkert
2011-04-19stats: rename stats so they can be used as python expressionsNathan Binkert
2011-04-15trace: reimplement the DTRACE function so it doesn't use a vectorNathan Binkert
2011-04-15includes: sort all includesNathan Binkert
2011-01-07Replace curTick global variable with accessor functions.Steve Reinhardt
2010-11-19SCons: Support building without an ISAAli Saidi
2010-09-10style: fix sorting of includes and whitespace in some filesNathan Binkert
2010-08-23MEM: Make CLREX a first class request operation and clear locks in caches whe...Gene Wu
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-07 18:39:52 +0000