gem5 - gem5

Age	Commit message (Expand)	Author
2014-12-23	mem: Hide WriteInvalidate requests from prefetchers	Curtis Dunham
2014-12-23	mem: Fix event scheduling issue for prefetches	Mitch Hayenga
2014-12-23	mem: Fix bug relating to writebacks and prefetches	Mitch Hayenga
2014-12-23	mem: Rework the structuring of the prefetchers	Mitch Hayenga
2014-12-23	mem: Add parameter to reserve MSHR entries for demand access	Mitch Hayenga
2014-12-02	mem: Support WriteInvalidate (again)	Curtis Dunham
2014-12-02	mem: Remove WriteInvalidate support	Curtis Dunham
2014-12-02	mem: Clean up packet data allocation	Andreas Hansson
2014-12-02	mem: Cleanup Packet::checkFunctional and hasData usage	Andreas Hansson
2014-12-02	mem: Make the requests carried by packets const	Andreas Hansson
2014-12-02	mem: Add checks and explanation for assertMemInhibit usage	Andreas Hansson
2014-12-02	mem: Remove redundant Packet::allocate calls	Andreas Hansson
2014-12-02	mem: Add const getters for write packet data	Andreas Hansson
2014-10-29	arm, mem: Fix drain bug and provide drain prints for more components.	Ali Saidi
2014-10-21	mem: don't inhibit WriteInv's or defer snoops on their MSHRs	Curtis Dunham
2014-10-29	mem: have WriteInvalidate obsolete MSHRs	Curtis Dunham
2014-10-16	mem: Dynamically determine page bytes in memory components	Andreas Hansson
2014-10-09	mem: Add packet sanity checks to cache and MSHRs	Andreas Hansson
2014-09-27	misc: Fix a bunch of minor issues identified by static analysis	Andreas Hansson
2014-09-20	mem: Rename Bus to XBar to better reflect its behaviour	Andreas Hansson
2014-09-20	mem: Remove the GHB prefetcher from the source tree	Mitch Hayenga
2014-09-19	misc: Remove assertions ensuring unsigned values >= 0	Andreas Hansson
2014-09-19	mem: Add checks to sendTimingReq in cache	Andreas Hansson
2014-09-09	misc: Fix a number of unitialised variables and members	Andreas Hansson
2014-06-27	mem: write streaming support via WriteInvalidate promotion	Curtis Dunham
2014-09-03	mem: Fix a bug in the cache port flow control	Andreas Hansson
2014-05-13	cpu, mem: Make software prefetches non-blocking	Curtis Dunham
2014-09-03	cache: Fix handling of LL/SC requests under contention	Geoffrey Blake
2014-09-03	arch: Cleanup unused ISA traits constants	Andreas Hansson
2014-08-13	mem: Properly set cache block status fields on writebacks	Mitch Hayenga
2014-07-28	mem: refactor LRU cache tags and add random replacement tags	Anthony Gutierrez
2014-05-09	mem: Squash prefetch requests from downstream caches	Mitch Hayenga
2014-04-01	mem: Don't print out the data of a cache block	Mitch Hayenga
2014-03-07	mem: Fix incorrect assert failure in the Cache	Prakash Ramrakhyani
2014-02-18	mem: Filter cache snoops based on address ranges	Andreas Hansson
2014-01-29	mem: Add additional tolerance to stride prefetcher	Mitch Hayenga
2014-01-29	mem: Allowed tagged instruction prefetching in stride prefetcher	Mitch Hayenga
2014-01-29	mem: prefetcher: add options, support for unaligned addresses	Mitch Hayenga ext:(%2C%20Amin%20Farmahini%20%3Caminfar%40gmail.com%3E)
2014-01-28	mem: Remove redundant findVictim() input argument	Amin Farmahini
2014-01-24	mem: Add support for a security bit in the memory system	Giacomo Gabrielli
2014-01-24	Cache: Collect very basic stats on tag and data accesses	Timothy M. Jones
2014-01-24	mem: per-thread cache occupancy and per-block ages	Dam Sunwoo
2014-01-24	mem: track per-request latencies and access depths in the cache hierarchy	Matt Horsnell
2013-10-17	cpu: add consistent guarding to *_impl.hh files.	Matt Horsnell
2013-09-04	arch: Resurrect the NOISA build target and rename it NULL	Andreas Hansson
2013-07-18	mem: Set the cache line size on a system level	Andreas Hansson
2013-07-18	mem: Add cache class destructor to avoid memory leaks	Xiangyu Dong
2013-06-27	mem: Reorganize cache tags and make them a SimObject	Prakash Ramrakhyani
2013-06-27	mem: Remove the cache builder	Andreas Hansson
2013-06-27	mem: Align cache timing to clock edges	Andreas Hansson