index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
Age
Commit message (
Expand
)
Author
2014-01-29
mem: Allowed tagged instruction prefetching in stride prefetcher
Mitch Hayenga
2014-01-29
mem: prefetcher: add options, support for unaligned addresses
Mitch Hayenga ext:(%2C%20Amin%20Farmahini%20%3Caminfar%40gmail.com%3E)
2014-01-28
mem: Remove redundant findVictim() input argument
Amin Farmahini
2014-01-24
mem: Add support for a security bit in the memory system
Giacomo Gabrielli
2014-01-24
Cache: Collect very basic stats on tag and data accesses
Timothy M. Jones
2014-01-24
mem: per-thread cache occupancy and per-block ages
Dam Sunwoo
2014-01-24
mem: track per-request latencies and access depths in the cache hierarchy
Matt Horsnell
2013-10-17
cpu: add consistent guarding to *_impl.hh files.
Matt Horsnell
2013-09-04
arch: Resurrect the NOISA build target and rename it NULL
Andreas Hansson
2013-07-18
mem: Set the cache line size on a system level
Andreas Hansson
2013-07-18
mem: Add cache class destructor to avoid memory leaks
Xiangyu Dong
2013-06-27
mem: Reorganize cache tags and make them a SimObject
Prakash Ramrakhyani
2013-06-27
mem: Remove the cache builder
Andreas Hansson
2013-06-27
mem: Align cache timing to clock edges
Andreas Hansson
2013-06-27
mem: Cycles converted to Ticks in atomic cache accesses
Andreas Hansson
2013-06-27
mem: Remove a redundant heap allocation for a snoop packet
Andreas Hansson
2013-05-30
mem: Spring cleaning of MSHR and MSHRQueue
Andreas Hansson
2013-05-30
mem: Fix MSHR print format
Andreas Hansson
2013-04-22
mem: Adding verbose debug output in the memory system
Uri Wiener
2013-03-27
mem: Fix cache latency bug
Mitch Hayenga
2013-03-26
mem: Cancel cache retry event when blocking port
Rene de Jong
2013-02-19
mem: Fix sender state bug and delay popping
Andreas Hansson
2013-02-19
scons: Fix up numerous warnings about name shadowing
Andreas Hansson
2013-02-19
mem: Enforce strict use of busFirst- and busLastWordTime
Andreas Hansson
2013-02-19
mem: Change accessor function names to match the port interface
Andreas Hansson
2013-02-19
mem: Make packet bus-related time accounting relative
Andreas Hansson
2013-02-19
mem: Add deferred packet class to prefetcher
Andreas Hansson
2013-02-19
sim: Make clock private and access using clockPeriod()
Andreas Hansson
2013-02-19
mem: Fix SenderState related cache deadlock
Sascha Bischoff
2013-02-19
mem: Add predecessor to SenderState base class
Andreas Hansson
2013-02-15
mem: Tighten up cache constness and scoping
Andreas Hansson
2013-02-15
sim: Add a system-global option to bypass caches
Andreas Sandberg
2013-01-28
cache: remove drainManager because it's not used
Anthony Gutierrez
2013-01-08
mem: Make LL/SC locks fine grained
Mitch Hayenga
2013-01-07
mem: Fix guest corruption when caches handle uncacheable accesses
Andreas Sandberg
2013-01-07
mem: Remove the IIC replacement policy
Andreas Sandberg
2013-01-07
sim: Fatal if a clocked object is set to have a clock of 0
Andreas Hansson
2013-01-07
cache: add note about where conflicts are handled
Ali Saidi
2012-11-02
mem: Add support for writing back and flushing caches
Andreas Sandberg
2012-11-02
sim: Move the draining interface into a separate base class
Andreas Sandberg
2012-11-02
sim: Include object header files in SWIG interfaces
Andreas Sandberg
2012-10-15
Port: Add protocol-agnostic ports in the port hierarchy
Andreas Hansson
2012-10-15
Fix: Address a few minor issues identified by cppcheck
Andreas Hansson
2012-10-15
Mem: Use cycles to express cache-related latencies
Andreas Hansson
2012-09-25
MEM: Put memory system document into doxygen
Djordje Kovacevic
2012-09-25
Cache: add a response latency to the caches
Mrinmoy Ghosh
2012-09-19
AddrRange: Transition from Range<T> to AddrRange
Andreas Hansson
2012-09-11
clang: Fix issues identified by the clang static analyzer
Andreas Hansson
2012-09-11
Cache: Split invalidateBlk up to seperate block vs. tags
Lena Olson
2012-09-07
Param: Transition to Cycles for relevant parameters
Andreas Hansson
[next]