index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
Age
Commit message (
Expand
)
Author
2015-02-11
mem: add local var in Cache::recvTimingResp()
Steve Reinhardt
2015-03-14
mem: clean up write buffer check in Cache::handleSnoop()
Steve Reinhardt
2015-03-02
mem: Unify all cache DPRINTF address formatting
Andreas Hansson
2015-03-02
mem: Fix cache MSHR conflict determination
Andreas Hansson
2015-03-02
mem: Add option to force in-order insertion in PacketQueue
Stephan Diestelhorst
2015-03-02
mem: Downstream components consumes new crossbar delays
Marco Balboni
2015-03-02
mem: Tidy up the cache debug messages
Andreas Hansson
2015-03-02
mem: Split port retry for all different packet classes
Andreas Hansson
2015-03-02
mem: Fix prefetchSquash + memInhibitAsserted bug
Ali Jafri
2015-02-11
mem: Clarification of packet crossbar timings
Marco Balboni
2015-02-11
mem: Clarify usage of latency in the cache
Marco Balboni
2015-02-03
mem: Clarify express snoop behaviour
Andreas Hansson
2015-02-03
mem: Clarify cache behaviour for pending dirty responses
Andreas Hansson
2015-01-22
mem: Remove Packet source from ForwardResponseRecord
Andreas Hansson
2015-01-20
mem: Fix bug in cache request retry mechanism
Andreas Hansson
2014-12-23
mem: Change prefetcher to use random_mt
Mitch Hayenga
2014-12-23
mem: Hide WriteInvalidate requests from prefetchers
Curtis Dunham
2014-12-23
mem: Fix event scheduling issue for prefetches
Mitch Hayenga
2014-12-23
mem: Fix bug relating to writebacks and prefetches
Mitch Hayenga
2014-12-23
mem: Rework the structuring of the prefetchers
Mitch Hayenga
2014-12-23
mem: Add parameter to reserve MSHR entries for demand access
Mitch Hayenga
2014-12-02
mem: Support WriteInvalidate (again)
Curtis Dunham
2014-12-02
mem: Remove WriteInvalidate support
Curtis Dunham
2014-12-02
mem: Clean up packet data allocation
Andreas Hansson
2014-12-02
mem: Cleanup Packet::checkFunctional and hasData usage
Andreas Hansson
2014-12-02
mem: Make the requests carried by packets const
Andreas Hansson
2014-12-02
mem: Add checks and explanation for assertMemInhibit usage
Andreas Hansson
2014-12-02
mem: Remove redundant Packet::allocate calls
Andreas Hansson
2014-12-02
mem: Add const getters for write packet data
Andreas Hansson
2014-10-29
arm, mem: Fix drain bug and provide drain prints for more components.
Ali Saidi
2014-10-21
mem: don't inhibit WriteInv's or defer snoops on their MSHRs
Curtis Dunham
2014-10-29
mem: have WriteInvalidate obsolete MSHRs
Curtis Dunham
2014-10-16
mem: Dynamically determine page bytes in memory components
Andreas Hansson
2014-10-09
mem: Add packet sanity checks to cache and MSHRs
Andreas Hansson
2014-09-27
misc: Fix a bunch of minor issues identified by static analysis
Andreas Hansson
2014-09-20
mem: Rename Bus to XBar to better reflect its behaviour
Andreas Hansson
2014-09-20
mem: Remove the GHB prefetcher from the source tree
Mitch Hayenga
2014-09-19
misc: Remove assertions ensuring unsigned values >= 0
Andreas Hansson
2014-09-19
mem: Add checks to sendTimingReq in cache
Andreas Hansson
2014-09-09
misc: Fix a number of unitialised variables and members
Andreas Hansson
2014-06-27
mem: write streaming support via WriteInvalidate promotion
Curtis Dunham
2014-09-03
mem: Fix a bug in the cache port flow control
Andreas Hansson
2014-05-13
cpu, mem: Make software prefetches non-blocking
Curtis Dunham
2014-09-03
cache: Fix handling of LL/SC requests under contention
Geoffrey Blake
2014-09-03
arch: Cleanup unused ISA traits constants
Andreas Hansson
2014-08-13
mem: Properly set cache block status fields on writebacks
Mitch Hayenga
2014-07-28
mem: refactor LRU cache tags and add random replacement tags
Anthony Gutierrez
2014-05-09
mem: Squash prefetch requests from downstream caches
Mitch Hayenga
2014-04-01
mem: Don't print out the data of a cache block
Mitch Hayenga
2014-03-07
mem: Fix incorrect assert failure in the Cache
Prakash Ramrakhyani
[next]