index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mem
/
cache
Age
Commit message (
Expand
)
Author
2006-11-12
Move code before a early return to make sure it is executed on all paths
Ron Dreslinski
2006-11-12
Yet another small bug in mem system related to flow control
Ron Dreslinski
2006-11-12
Fix functional access errors related to delayed respnoses in cachePort
Ron Dreslinski
2006-11-10
More fixes for functional accesses. It now makes the writeback memory leak t...
Ron Dreslinski
2006-11-07
Fix up bus draining and add draining to the caches.
Kevin Lim
2006-11-02
Caches return a new functional port whenever asked for one.
Kevin Lim
2006-10-31
Ports now have a pointer to the MemObject that owns it (can be NULL).
Kevin Lim
2006-10-22
Clean up cache DPRINTFs
Steve Reinhardt
2006-10-22
s/pktuest/request/ (all in comments)
Steve Reinhardt
2006-10-21
Small bug fixes for timing LL/SC. Better now but
Steve Reinhardt
2006-10-21
Just give up if a store conditional misses completely
Steve Reinhardt
2006-10-21
Refactor coherence state table initialization.
Steve Reinhardt
2006-10-20
Merge zizzer:/bk/newmem
Ron Dreslinski
2006-10-20
Use fixPacket function everywhere.
Ron Dreslinski
2006-10-20
Use PacketPtr everywhere
Nathan Binkert
2006-10-19
refactor code for the packet, get rid of packet_impl.hh
Nathan Binkert
2006-10-19
Fix corner case on assertion.
Ron Dreslinski
2006-10-19
Fix memtester to use functional access, fix cache to work functionally now th...
Ron Dreslinski
2006-10-19
Small changes:
Ron Dreslinski
2006-10-19
Fixes to get single level uni-coherence to work.
Ron Dreslinski
2006-10-19
Merge zizzer:/bk/newmem
Ron Dreslinski
2006-10-19
Always get the functional access from the highest level of cache first.
Ron Dreslinski
2006-10-19
First cut at LL/SC support in caches (atomic mode only).
Steve Reinhardt
2006-10-18
Merge zizzer:/bk/newmem
Ron Dreslinski
2006-10-18
Break a lot of overly long lines.
Steve Reinhardt
2006-10-18
Get rid of doData() lines (were already commented out).
Steve Reinhardt
2006-10-18
Get rid of obsolete in-cache copy support.
Steve Reinhardt
2006-10-17
Include packet_impl.hh (need this on my laptop,
Steve Reinhardt
2006-10-17
Fixes for uni-coherence in timing mode for FS.
Ron Dreslinski
2006-10-17
Fixes to cache eliminating the assumption that the Packet is still valid afte...
Ron Dreslinski
2006-10-17
Properly chack the pkt pointer on upgrades to insure no segfaults when writeb...
Ron Dreslinski
2006-10-17
Fix it so that the cache does not assume to gave the packet it sent out via s...
Ron Dreslinski
2006-10-17
Merge zizzer:/bk/newmem
Ron Dreslinski
2006-10-14
Get rid of unused CacheBlk << output operator.
Steve Reinhardt
2006-10-13
Fix for DMA's in FS caches.
Ron Dreslinski
2006-10-12
Fix CSHR retrys
Ron Dreslinski
2006-10-12
Remove bus and top level parameters from cache
Ron Dreslinski
2006-10-12
Check the response queue on functional accesses.
Ron Dreslinski
2006-10-12
Fix problems with unCacheable addresses in timing-coherence
Ron Dreslinski
2006-10-11
More cache fixes. Atomic coherence now works as well.
Ron Dreslinski
2006-10-11
Use bus response time paramteres
Ron Dreslinski
2006-10-11
When turning asserts into if's don't forget to invert.
Ron Dreslinski
2006-10-11
Writebacks can be pulled out from under the BusRequest when snoops of uprgade...
Ron Dreslinski
2006-10-10
Only issue responses if we aren;t already blocked
Ron Dreslinski
2006-10-10
Debugging info
Ron Dreslinski
2006-10-10
Some more code cleanup
Ron Dreslinski
2006-10-10
Fix some more mem leaks, still some left
Ron Dreslinski
2006-10-10
Fix cshr Retry's
Ron Dreslinski
2006-10-10
Merge zizzer:/z/m5/Bitkeeper/newmem
Ron Dreslinski
2006-10-10
Fix several bugs pertaining to upgrades/mem leaks.
Ron Dreslinski
[next]